## Operations List Software Manual

# Operations List Software Manual 

1070072 151-108 (99.12) GB
1 Safety Instructions ..... 1-1
1.1 Standard Operation ..... 1-1
1.2 Qualified Personnel ..... 1-2
1.3 Safety Labels Affixed to Components ..... 1-3
1.4 Safety Instructions in this Manual ..... 1-4
1.5 Safety Instructions for the Described Product ..... 1-5
1.6 Documentation, Version and Trademarks ..... 1-6
2 Introduction ..... 2-1
2.1 Programming Differences between "PROFI" and "WinSPS" Software ..... 2-1
3 Memory Management \& Peripheral Operation ..... 3-1
3.1 Memory Modes ..... 3-1
3.2 Operating Peripherals ..... 3-2
4 Startup Modes ..... 4-1
4.1 System Startup \& Backup Copies ..... 4-1
4.1.1 System Startup in RAM and EPROM Memory Modes ..... 4-1
4.1.2 System Startup in Mixed Memory Mode ..... 4-2
4.1.3 Forced Loading of MemoryCard and/or EPROM Contents into RAM ..... 4-2
4.1.4 Startup Routine following Mode-dependent System Start ..... 4-3
4.1.5 Backing up Programs from RAM to EPROM or MemoryCard ..... 4-4
5 Status Messages on the NT200 Power Supply ..... 5-1
6 Programming Basics ..... 6-1
6.1 Representation Methods ..... 6-1
6.2 Program Structure ..... 6-1
6.3 Module Types ..... 6-2
6.3.1 Organization Modules (OM) ..... 6-2
6.3.2 Program Modules (FC) ..... 6-3
6.3.3 Data Modules (DM) ..... 6-3
6.4 Application Program Structure. ..... 6-4
6.5 OM2 Initialization Module ..... 6-5
6.6 Reference List ..... 6-12
6.7 OM5 \& OM7 Startup Modules ..... 6-13
6.7.1 Programming within Startup Modules ..... 6-13
6.7.2 Retriggering of Watchdog and Cycle Time ..... 6-13
6.8 OM9 Error Module ..... 6-14
6.9 Remanence Characteristics ..... 6-15
6.10 Remanent Operation ..... 6-15
6.11 Non-remanent operation ..... 6-15
6.12 Fixation ..... 6-16
6.12.1 Remanence of Fixation ..... 6-16
6.13 Interrupts ..... 6-17
6.13.1 Time Interrupts (time-controlled processing) ..... 6-17
6.13.2 Peripheral Interrupts (interrupt inputs) ..... 6-18
6.13.3 Interrupt Handling Instructions ..... 6-18
6.14 Application Stack ..... 6-20
6.15 Setting the System Clock ..... 6-20
7 CL200 Addressing Conventions ..... 7-1
7.1 Operand \& Module Identifiers ..... 7-1
7.2 Module List ..... 7-1
7.3 System Area ..... 7-2
7.3.1 System Area Assignment ..... 7-2
7.4 Data Formats ..... 7-6
7.5 Register Structure ..... 7-7
7.6 Representing Constants ..... 7-8
7.7 Program Module Calls ..... 7-8
7.8 Jump Instructions. ..... 7-8
7.9 Bit \& Module Addresses ..... 7-8
7.10 Byte Addresses ..... 7-9
7.11 Addressing Modes ..... 7-10
7.11.1 Direct Addressing ..... 7-10
7.11.2 Register-to-Register Addressing ..... 7-10
7.11.3 Register-indirect addressing ..... 7-10
7.11.4 Indirect addressing ..... 7-11
7.11.4.1 Indirect Byte Addresses ..... 7-11
7.11.4.2 Indirect Bit Addresses ..... 7-12
7.11.4.3 Indirect Module Addresses ..... 7-12
7.12 Parameterized Modules ..... 7-13
8 Interfaces \& Connectors ..... 8-1
8.1 X31 - Connector for Programming Unit or External Operator Terminal ..... 8-1
8.2 X32 - Second Serial Interface Connector (ZE201 only) ..... 8-2
8.3 X71 - Interrupt \& Counter Inputs ..... 8-3
8.3.1 Interrupt Inputs (ZE200xx standard version) ..... 8-3
8.3.2 High-speed Counters (onboard counters, standard on ZE200xx) ..... 8-4
8.3.2.1 Sample Program - High-speed Counters onboard CL200 Basic Unit ..... 8-7
8.4 X72 - Analog Inputs \& Analog Output ..... 8-11
8.4.1 Analog Inputs ..... 8-12
8.4.2 Analog Output ..... 8-13
8.4.2.1 Sample Program - Analog Processing on the CL200 Basic Unit ..... 8-14
9 CL200 Instruction List ..... 9-1
9.1 Structure of Controller Instructions ..... 9-1
9.2 Status Bits (Flags) ..... 9-1
9.3 Key to Abbreviations ..... 9-2
9.4 Binary Links \& Parenthesized Instructions ..... 9-3
9.5 Time Programming ..... 9-4
9.5.1 Time Instructions ..... 9-5
9.5.2 Time Format. ..... 9-6
9.5.3 Time Diagrams ..... 9-7
9.6 Counter Instructions ..... 9-8
9.6.1 Software Counter. ..... 9-8
9.6.2 High-speed Counter (onboard counter) ..... 9-8
9.7 Digital Links. ..... 9-9
9.8 Swap Instruction ..... 9-9
9.9 Compare Instruction ..... 9-10
9.10 Load Instructions ..... 9-11
9.11 Transfer Instructions ..... 9-11
9.12 Convert Instructions ..... 9-12
9.13 Increment / Decrement Instructions ..... 9-13
9.14 Stack Instructions ..... 9-13
9.15 No-operation Instructions \& CARRY Manipulations ..... 9-13
9.16 Shift Instructions ..... 9-14
9.17 Rotate Instructions ..... 9-15
9.18 Arithmetic ..... 9-16
9.18.1 Add Instructions ..... 9-16
9.18.2 Subtract Instructions ..... 9-17
9.18.3 Multiply Instructions ..... 9-18
9.18.4 Divide Instructions ..... 9-19
9.19 Parameter Assignments ..... 9-20
9.20 Local Symbol Names \& Auxiliary Flags for Program Tracking ..... 9-20
9.21 System Variable ..... 9-20
9.22 Jump Instructions ..... 9-21
9.23 Module Calls ..... 9-23
9.24 End Of Module Instructions ..... 9-23
9.25 Interrupt Instructions ..... 9-24
9.26 Program Stop / End ..... 9-24

## 1 Safety Instructions

Before you start programming and working with the CL200 controller, we recommend that you thoroughly familiarize yourself with the contents of this instruction manual. Keep this manual in a place where it is always accessible to all users.

### 1.1 Standard Operation

This instruction manual presents a comprehensive set of instructions and information required for the standard operation of the described products. The described products are used for programming and operating the CL200 control unit.

The products described hereunder

- were developed, manufactured, tested and documented in accordance with the relevant safety standards. In standard operation, and provided that the specifications and safety instructions relating to the project phase, installation and correct operation of the product are followed, there should arise no risk of danger to personnel or property.
The prerequisites for trouble-free service and safe operation of the product are proper transport, handling and storage, placement and installation, plus careful operation of the equipment.


### 1.2 Qualified Personnel

The requirements pertaining to qualified personnel are based on the job specifications as outlined by the ZVEI (central association of the electrical industry) and VDMA (association of German machine and plant builders) professional associations in Germany. Please refer to the following Ger-man-language publication:

## Weiterbildung in der Automatisierungstechnik <br> Hrsg.: ZVEI und VDMA <br> MaschinenbauVerlag <br> Postfach 710864 <br> 60498 Frankfurt

This instruction manual is specifically designed for PLC technicians. They will require specific knowledge of the CL200 controller.

Interventions in the hardware and software of our products which are not described in this instruction manual may only be performed by specially trained Bosch personnel.

Unqualified interventions in the hardware or software or non-compliance with the warnings listed in this instruction manual or indicated on the product may result in serious personal injury or damage of property.

Installation and maintenance of the products described hereunder is the exclusive domain of trained electricians as per VDE 1000-10, who are familiar with the contents of this manual.

Trained electricians are persons of whom the following is true:

- They are capable, due to their professional training, skills and expertise, and based upon their knowledge of and familiarity with applicable technical standards, of assessing the work to be carried out, and of recognizing possible hazards.
- They possess, subsequent to several years' experience in a comparable field of endeavour, a level of knowledge and skills that may be deemed commensurate with that attainable in the course of a formal professional education in this area.

With regard to the foregoing, please read the information about our comprehensive training program. You will find a listing of our seminars on the front inside cover of this instruction manual. The professional staff at our training centre will be pleased to provide detailed information. You may contact the centre by telephone at (+49) 6062 78-258.

### 1.3 Safety Labels Affixed to Components



Danger: High voltage!


Danger: Battery acid!


Electrostatically sensitive devices!

## (a)

ib
Disconnect at mains before opening!


Pin for connecting PE conductor only!


Functional earthing / low noise earth


For screened conductor only!

### 1.4 Safety Instructions in this Manual



## DANGEROUS ELECTRICAL VOLTAGE

This symbol is used to warn of the presence of a dangerous electrical voltage. Insufficient compliance with or failure to observe this warning may result in personal injury.

## DANGER

This symbol is used wherever insufficient or lacking compliance with instructions may result in personal injury.

## CAUTION

This symbol is used whenever insufficient or lacking compliance with instructions may result in damage to equipment or data files.
$\Rightarrow$ This symbol is used to alert the user to an item of special interest.

### 1.5 Safety Instructions for the Described Product




#### Abstract

DANGER Fatal injury hazard through ineffective Emergency-OFF safety devices! Emergency-OFF safety devices must remain effective and accessible during all operating modes of the system. The release of functional locks imposed by Emergency-OFF devices must never be allowed to cause an uncontrolled system restart! Before restoring power to the system, test the EmergencyOFF sequence!




DANGER
Danger to Personnel and Equipment!
Test every new program before operating the system!


## DANGER

Retrofits or modifications may interfere with the safety of the products described hereunder!

The consequences may be severe personal injury, damage to equipment or environmental hazards. Therefore, any system retrofitting or modification utilizing third-party components will require express approval by Bosch.

### 1.6 Documentation, Version and Trademarks

## Documentation

The present instruction manual provides the user with comprehensive information about programming the CL200, and about the instruction set used by the control unit.

List of instruction manuals:

| Instruction manual | Language | Order no. |
| :--- | :--- | :--- |
| Die Welt der SPS | German | 1070072407 |
| CL200 Manual | English | 1070072145 |
| SFC Sequence Function Chart | English | 1070072186 |
| KETTE200 Software module description | English | 1070072150 |
| BT-MADAP Software manual | English | 1070072163 |
| Catalogue, Programmable Logic Controllers | English | 1070072160 |

$\Rightarrow$ Throughout this instruction manual, the floppy disk drive shall always have drive letter $A$ :, and the hard disk drive shall have drive letter C:

Special keys or keyboard shortcuts (key combinations) are enclosed in pointed brackets:

- Special keys, example: <Enter>, <PgUp>, <Del>
- Key combination (pressed simultaneously), e.g.: <Ctrl> + <PgUp>


## Trademarks

All trademarks referring to software that is installed on Bosch products when shipped from the factory represent the property of the respective manufacturers.

When shipped from the factory, all installed software is protected by copyright. It may therefore be duplicated only with prior permission by Bosch or in accordance with the licensing agreements with the respective manufacturer or copyright owner.

MS-DOS® and Windows ${ }^{\mathrm{TM}}$ are registered trademarks of Microsoft Corporation.

## 2 Introduction

### 2.1 Programming Differences between "PROFI" and "WinSPS" Software

The present documentation discusses the representation of constants, program module calls, and jump instructions in the notation generated by the "WinSPS" programming unit software. However, when processed with the "PROFI" programming unit software (an earlier, DOS-based programming device application), the representation of constants, program module calls and jump instructions will differ to some extent.

The referred differences are exemplified in the following side-by-side comparison:

Differences in programming and notation of word constants

| Data type |  | PLC utility programs |  |
| :---: | :---: | :---: | :---: |
| Explanation | Notation | PROFI | WinSPS |
| UINT (unsigned integer) | Binary / Dual <br> Decimal, word Decimal, byte / byte <br> Hexadecimal | $\begin{aligned} & \hline \hline \text { K00000000 } 00000000 \mathrm{~B} \\ & \text { K11111111 } 1111111 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \hline \hline 2 \# 0000000000000000 \\ & 2 \# 11111111111111 \end{aligned}$ |
|  |  | K00000D - K63535D | 00000-65535 |
|  |  | K000/000-K255/255 | Not defined in IEC1131 Part 3 |
|  |  | K0000H - KFFFFFH | 16\#0000-16\#FFFF |
| INT (integer) | Decimal, word | $\begin{gathered} \mathrm{K}-32768-K+32767 \\ \mathrm{~K}-32768 \mathrm{D}-\mathrm{K}+32767 \mathrm{D} \end{gathered}$ | -32768-+32767 |
| Text, STRING(2) | ASCII | K'AB' | 'AB' |
| Time value, TVALUE | $\begin{aligned} & \text { Time val. (+timebase r) } \\ & \text { r: } 0=10 \mathrm{~ms}, \quad 1=100 \mathrm{~ms} \\ & 2=1 \mathrm{~s}, \quad 3=10 \mathrm{~s} \\ & \hline \end{aligned}$ | K0.r - K1023.r | $\begin{gathered} \text { T\#10ms - T\#10230s } \\ \text { T\#0.r - T\#1023.r } \end{gathered}$ |

Differences in programming and notation of module calls

|  | PLC utility programs |  |  |
| :--- | :--- | :---: | :---: |
|  | PROFI | WinSPS |  |
| Program module / function call (IEC1131-3) | CM | PM | CM |

Differences in programming and notation of jump instructions

|  | PLC utility programs |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | PROFI | WinSPS |  |  |
| Jump instruction | JPx | -label | JPx | label |
| Jump destination |  | -label |  | label: |

## 3 Memory Management \& Peripheral Operation

In their standard configuration, the CL200 central processing units are equipped with RAM and FLASH RAM memory modules. The application software used by the programming unit determines the various memory modes available for controller operation.

### 3.1 Memory Modes

RAM Mode
All data is stored in the volatile read-write memory, which requires a backup battery top ensure data security. The battery also powers the buffers used by remanent markers, times, counters and the data field.

While operating in RAM Memory mode, program modules and current data modules can be copied from RAM and written directly to the internal FLASH memory, and to the MemoryCard. This ensures that, subsequent to a battery failure, the backed-up data can again be copied into RAM from either FLASH EPROM or MemoryCard.

To define this mode of operation, the software of the programming unit (PG) tags all modules with the " $R$ " identifier (RAM).

## EPROM Mode

All data is stored in non-volatile FLASH memory, which does not require a buffer battery to ensure data security. In EPROM Mode, the buffer battery serves only to protect the remanent areas - and the data field, which is always stored in internal RAM - against a sudden voltage loss.

In the event that, due to battery failure or operation without battery, the absence of an executable PLC program in RAM is detected upon startup, unconditional loading from FLASH memory into RAM will occur. While stored in RAM, the program is executed, utilizing all benefits intrinsic to RAM Mode operation. It should be considered, however, that in the case of battery-less operation or in the event of a buffer failure, each Off/On cycling of the mains power will cause the data module contents stored in FLASH memory to be regenerated.

The battery-less operation that is possible in EPROM Mode requires that no remanence is used and that the data field not contains data requiring buffering.
$\Rightarrow$ For reasons of compatibility with other Bosch PLCs, this memory mode is designated EPROM Mode, although the non-volatile memory used here is a FLASH memory module.

To define this mode of operation, the software of the programming unit (PG) tags all modules with the "E" identifier (EPROM).

## Mixed Memory Mode

This memory mode is set by the software of the programming unit in cases where individual modules are defined as RAM, and other, tested modules are defined as EPROM modules. The essential advantage of this mode of operation lies in the doubling of the memory capacity available to the PLC program. As a prerequisite for Mixed Memory Mode, a battery for buffering the RAM area must always be present.

In addition, the following items should be noted:

- Mixed Memory Mode can only be managed directly via the programming unit (backing up to the MemoryCard is not possible).
- After a battery failure, reloading via the programming unit is required.
- Attempts to save to FLASH memory will be rejected.

To select Mixed Memory Mode, the software of the programming unit defines the memory area in which the individual modules are stored:
$\begin{array}{ll}\text { " } R \text { " identifier: } & \text { storage in RAM } \\ \text { " } E \text { " identifier: } & \text { storage in FLASH }\end{array}$

### 3.2 Operating Peripherals

Following the end of the program, the operation of peripherals progresses only up to the highest address that is hardware-equipped. This means that the I/O state is optimized automatically during the program execution interval. To effect a further optimization of the I/O state, the number of times and counters in the OM2 initialization module can be reduced to the required minimum.

## 4 Startup Modes

### 4.1 System Startup \& Backup Copies

In the event that errors are recognized during the system startup or copying routine, an appropriate error message indicating the cause of the fault will be generated. This message can be displayed by means of the programming unit.

### 4.1.1 System Startup in RAM and EPROM Memory Modes



### 4.1.2 System Startup in Mixed Memory Mode



### 4.1.3 Forced Loading of MemoryCard and/or EPROM Contents into RAM



### 4.1.4 Startup Routine following Mode-dependent System Start



### 4.1.5 Backing up Programs from RAM to EPROM or MemoryCard

$\Rightarrow$ Notes on handling the MemoryCard:

- MemoryCard must be firmly seated in slot!
- Positive contact must be ensured.



## 5 Status Messages on the NT200 Power Supply

The following status messages are indicated by LED's on the NT200 power supply module:

The " $5 \mathrm{~V} / 7.5 \mathrm{~V}$ " and "Battery Low" LED's are directly controlled by the power supply module. They provide information about the supply status of the different voltages as well as possible buffer errors.
© "5V/7.5V"

> Green LED ON Power supply OK.
© "Battery Low"
Red LED ON Buffer error batteryless operation

The "PG Mode" and "Stop" LED's are controlled by the central processing unit, and indicate various system statuses of the controller.


## Additional system messages:

"PG Mode" and "Stop" LED's
Simultaneous flashing (2 Hz)No firmware loaded

| Alternating flashing (2 Hz) | Internal error <br> $\rightarrow$ <br> Use programming unit to obtain <br> detailed information |
| :--- | :--- |
| Rapid flashing (8 Hz) | Hardware fault <br> $\rightarrow$ Replace ZE200xx |

## 6 Programming Basics

Programmable Logic Controllers execute a machine program describing the tasks to be performed by the controller. To do this, a special programming language is used which may be displayed and printed out via various methods of representation or notations.

### 6.1 Representation Methods

## Instruction List (IL)

Structure of controller instructions

| Controller lnstruction |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \begin{array}{l} \text { Operation } \\ \text { part } \end{array} \end{aligned}$ | Operand attribute | Source operand | Destination operand |
| OPP | DPA | SRC | ES |

## Examples:

| A |  | IO.0 |  |  |
| :--- | :--- | :--- | :--- | :--- |
| A | W | -Name, | A |  |
| L | BY | O0 | B | B |
| T | W | C | M10 |  |
| MUL | W | K1234D | D |  |

## Ladder Diagram (LD)

Function Diagram (FUD)
When using the LD representation method, the controller tasks are described by means of standard circuit diagram symbols.

When using the FUD representation method, a graphical symbol display (flow chart) illustrates the logical links.

## Sequential Function Chart (SFC)

The SFC represents a graphical programming interface, which is used to describe the sequentially processed machine tasks in the form of a cascade sequence. Before it can be loaded into the PLC, this representation is then translated into the executable IL programming language.

### 6.2 Program Structure

To attain a clear PLC program structure which is easily readable, Bosch uses a consistent approach to structured programming for its programmable logic controllers, i.e., the programs are divided into functionally interconnected program segments or modules. To support the referred structuring, several module types performing various special functions are available.

### 6.3 Module Types

The controllers utilize the following module types:
Organization modules
Program modules
Data modules
All modules are enabled by being invoked and/or activated in the course of program processing. Such a module call may occur either unconditionally or contingent on a binary link, on the result of a Compare function, and/or on an arithmetical operation.

### 6.3.1 Organization Modules (OM)

The organization modules perform all administrative, or management functions for the controller program. Although they are programmed in the same manner as the program modules, only the system program invokes organization modules. All organization modules make use of the full instruction set of the PLC. There is no limitation to module size.

Organization modules may be divided into 6 function groups:
OM1 Module which is cyclically called by the system program, and which may be utilized as a distribution module for the entire program.

OM2 Non-executable definition module (initialization table), in which specifications (remanence limits) for the controller system are declared by modifying certain entries.

OM5, OM7 Startup modules for processing a variety of program sequences during a controller power-up or restart.

OM9 Error module which processes responses to program errors or fault conditions.

OM10-OM12 Interrupt module for immediate responses to peripheral events.
OM18 \& OM19 Time-controlled processing (time matrix definable in OM2).
To ensure subsequent processing of the input/output cycle (I/O state), the OM1 must always be concluded with an End Of Program (EP) instruction. With the exception of OM2, and dependent upon the specific tasks to which they are assigned, the remaining organisation modules may be concluded with either the EP instruction or with End Of Module (EM). For programming the OM9 error module, it is useful to insert a definite HALT instruction (HLT) into the program immediately following the error response.

### 6.3.2 Program Modules (FC)

The program modules (FC) contain program segments that are technically and functionally interrelated. From within program modules, any number of additional program modules and data modules may be called. In addition, all program modules have access to the entire command set of the PLC. The modules are not subject to a size limit.

As a rule, program modules are concluded with an End of Module (EM) instruction. If the End of Program (EP) instruction is used, the program will be aborted immediately after the instruction has been processed, the input/output cycle activated, and further program processing again commence with the OM1 organization module.

Due to the option of parameterization, the program modules may be written independently of absolute operands. During the module call-up, the operands required for the current processing task are transferred to the program module in the form of parameter values.

The following input and output parameters may be specified:

- Input parameters: Operands, constants and modules
- Output parameters: Operands


### 6.3.3 Data Modules (DM)

The data modules (DM) serve as storage areas for all fixed and variable values and text blocks that are used by the program. Therefore, during PLC program processing, there exists the option of always keeping two data modules enabled, each of which provides up to 512 bytes of memory capacity.

The following applies to the processing of data modules:

- Before their respective data may be accessed, the data modules must be enabled from within the program by means of module call instructions (i.e., CM for the 1st DM, and CX for the 2nd DM).
- Within a given organization module (OM) or program module (FC), the data modules remain current until other data modules are enabled by the program.
- After the return to the primary module, the data modules active at the time of the call-up of the base module are again activated.
- When the OM1 (cyclical program processing), and the start-up modules OM5 and OM7 are called, no data module is active.


### 6.4 Application Program Structure

With the aim of providing a clear overview of the basic organization of program management, the following diagram shows an example of the program structure.

Program start-up, one-time only OM5 / OM7

```
Program
```

EM
Program processing, cyclical


Time-controlled program processing
Processing always commences subsequent to the change of module (not module call) that follows the expiry of the associated time interval.
OM18-OM19
Program
EM
Interrupt-controlled program processing
Processing always commences immediately after the triggering criterion (branching flag) has been detected.
OM10-OM12
Program
EM
Program processing subsequent to PGM error
Processing always commences immediately after the program error has been detected.

## OM9

### 6.5 OM2 Initialization Module

The OM2 initialization module comprises a system initialization table that is linked with the PLC program.

The OM2 determines the settings for the following:

## - Monitoring functions

- Remanence limits
- Time-controlled organization modules
- Onboard counter and onboard analog I/O
- Peripherals assignment

Upon Power-ON and/or pressing the Stop/Run button, and prior to the execution of a startup OM which may be present, the settings reflected in the OM2 are accepted by the system and partially copied into the system area.

The following printout of an OM2 exemplifies all options of exercising control over the system initialisation:


```
;DW 1: (reserved)
DEFW W 0
;DW 2: Initialization flag (entries permitted)
; Entry 0 = Function n o t checked or executed
; Entry 1 = Function checked or executed
DEFWW 2#0000000000000000
i
                                    Disable cycle time monitoring
                                    during start-up (OM5 or OM7)
;DW 3: (reserved)
DEFW W 0
```

```
;DW 4: Maximum cycle time (entries permitted)
```



```
    Entries as multiples of the time base 1 ms 
    Function execution at DW1 / Bit 2 = 1.
DEFWW 2000
;
;DW 5: Number of highest timer loop (entry permitted)
;------------------------------------------------------
    Entries from KOD through K127D are possible.
    K10D = timer loops T0 - T10 exist in PLC program
    K127D = any timer loops TO - T127 exist
DEFW W 127
;
;DW 6: Number of first remanent timer (entry permitted)
;--------------------------------------------------------
    Entries from KOD through K128D are possible
    K032D = Remanency for timer loops T32 - T127
    K128D = no remanency
DEFWW 64
;
;DW 7: Number of first remanent counter (entry permitted)
;----------------------------------------------------------
    Entries from KOD through K64D are possible
    K32D = Remanency for counters C32 - C63
    K64D = no remanency
DEFW W 32
;
;DW 8: Number of first remanent marker (entry permitted)
;-----------------------------------------------------------
    Entries from KOD through K192D are possible
    K128D = Remanency from marker byte M128/marker bit M128.0,
                                    definition of remanency boundary via byte addresses
    K192D = no remanency
DEFW W
    96
;
; Definition of Timer OMs (entries permitted)
; Entries as multipliers of time base 10 ms of K1D - K65535D
; e.g. K0 = no timer-based processing 
;DW 9: Timer OM18
DEFW W ------
;DW 10: Timer OM19
;-----------------
;DW 11: (reserved)
;-----------------
;DW 12: (reserved)
;------------------
;
```



```
;DW 31 Number of analog inputs used (entry permitted)
Number of analog inputs used (entry permitted)
    Entry of K0 through K4 possible
        KO = no analog input enabled
        K2 = two analog inputs enabled (channel 0 and 1)
DEFW W 4
;DW 32 Selection of normalized analog channels (entries permitted)
D------lection or normalized analog channels------------------------------
    Entry 0 = Function n o t existing or executed
    Entry 1 = Function existing or executed
The selected analog inputs are normalized to 2V - 10V,
and the enabled analog output is normalized to 2V - 10V
or to
respectively.
```



```
Entry KO disables the normalization
;DW 33 - DW 35 (reserved)
;-------------------------
;DW 36: Entries of second serial interface (entries permitted)
; Entry 0 = Function n o t existing or executed
    Entry 1 = Function existing or executed
DEFW
;
```



```
    111 19200 Baud
    110 9600 Baud
    101 4800 Baud
    100 2400 Baud
    011 1200 Baud
    010 600 Baud
    0 0 1 ~ r e s e r v e d ~
    000 reserved
    select protocol
                        0 0 ~ n o ~ p r o t o c o l ~
        01 BUEP19E
        10 BUEP03E
        11 reserved
;DW 37 - DW 40 (reserved)
;------------------------
\begin{tabular}{llll} 
DEFW W & 0 & ;DW & 37 \\
DEFW W & 0 & ;DW & 38 \\
DEFW W & 0 & ;DW & 39 \\
DEFW W & 0 & ;DW & 40
\end{tabular}
```



```
; Extended Input Range configuration list
;DW 57: EI-Byte 15 .... 0
;--------------------------
; DW 58: EI-Byte 31 ... 16
---------------------------
DEFWW 2#00000000000000000
;
;DW 59: EI-Byte 47 ... 32
;-------------------------
;
;DW 60: EI-Byte 63 ... 48
;---------------------------
;DW 61: EI-Byte 79 .... 64
DEFWW 2#00000000000000000
;DW 62: EI-Byte 95 .... 80
;----------------------------
;'DW 63: EI-Byte 111 .... }9
----------------------------
DEFWW 2#0000000000000000
;DW 64: EI-Byte 127 ... 112
',-------------------0-----0000
; Extended Output Range configuration list
--------------
;DW 65: EO-Byte 15 .... 0
DEFWW 2#0000000000000000
;
;DW 66: EO-Byte 31 ... 16
--------------------------
DEFWW 2#00000000000000000
;
;DW 67: EO-Byte 47 ... 32
;-------------------------
;
;DW 68: EO-Byte 63 ... 48
;--------------------------
;DW 69: EO-Byte 79 .... 64
;---------------------------
'DW 70: EO-Byte 95 .... }8
;DW 70: EO-Byte 95 .... 80
DEFWW 2#0000000000000000
'.DW 71: EO-Byte 111 .... }9
,----------------------------
DEFWW 2#0000000000000000
;
;DW 72: EO-Byte 127 ... 112
DEFWW (--------------------0000
```



### 6.6 Reference List

In the program memory, three data words per module are reserved for the reference list.

The entries for a given module are structured as follows:

| Word 0 | Address offset of first instruction, and/or of first data word. |
| :--- | :--- |
| Word 1 | Number of memory segment |
| Word 2 | Module size in words, exc. module header |

A module that is available in the CL200 is identified by these entries. For modules that are not available, each word contains the entry FFFFH.

The reference list is structured as follows:

| Start address (byte) |  |  |
| :--- | :--- | :--- |
| Segment | Offset |  |
| 2 | 0050 H | FC0 |
| 2 | 064 AH | FC255 |
| 2 | 0650 H | DM0 |
| 2 | 0 C 4 AH | DM255 |
| 2 | 0 C 50 H | OM0 |
| 2 | 0 CC 2 H | OM19 |

In the PLC program, for example, the reference list entries can be used to check whether modules are present or available and, helpful in the case of data modules, to check the size of a module.

For the aforementioned purposes the CL200 uses the "LIMR" (Load IMage Range) instruction, which is not associated with any other function.

## Example:

;To check if DM120 is present/available through a ; minimum of D420:

| L | W | K120D,B | ;DM no. 120 |  |
| :--- | :--- | :--- | :--- | :--- |
| L | W | K6D,A | ;Offset module/module in bytes |  |
| MUL | W | A,B | ;DM no.* module offset |  |
| L | W | K0654H,A | ;Address offset module length, DM0 |  |
| ADD | W | B,A | ;Address offset module length, DM120 |  |
| L | W | K2H,B | ;Memory segment number |  |
| LIMR W | A,C | ;Read DB120 module size |  |  |
| CPLA W | K420,C | ;Available through D420? |  |  |
| JPM | -DM_nok | ;Jump if < ERROR |  |  |

### 6.7 OM5 \& OM7 Startup Modules

Two startup modules, OM5 and OM7, are available. If a startup module is linked with the PLC program, it will be automatically processed during the startup routine of the controller.

The start-up is governed by the following criteria:

- OM5: Startup module following restart, always processed subsequent to Power-On. This applies also if, upon Power-On, the ZE200 is in STOP mode. In this case, the OM5 is processed upon changing the operating mode via a Stop/Run command. OM5 is also processed after program loading.
- OM7: Startup module following restart. Unless the current restart comprises the first startup subsequent to Power-On, OM7 is always processed after a change of operating mode by means of Stop/Run.


### 6.7.1 Programming within Startup Modules

Within the startup modules, the entire instruction set and, as a consequence, also the I/O operation, can be activated through direct access.

As a close instruction for the startup modules, both the EM and/or the EP instruction can be used. Both have the same effect on the module.

In the event that, during the processing of startup OMs, program modules are called, the close instructions of such program modules will have the established meaning:

EM: Return to startup module that included the call.
EP: Cancel, continue with OM1.

### 6.7.2 Retriggering of Watchdog and Cycle Time

- In the OM2, the hardware watchdog function can be disabled for the duration of the startup modules. As a consequence, very long startup routines (initialization of peripheral modules) will not cause the controller to stop.
- The software watchdog time is set in the OM 2 , and cannot be changed once the program is operating.
- The cycle time is always measured from OM1 to OM2, and therefore also contains the time of the I/O state.
$\Rightarrow \quad$ In the case of peripheral operations with the hardware watchdog disabled, faulty programming (endless loops) may create dangerous system conditions!


### 6.8 OM9 Error Module

OM9 is the error module. If this module is linked with the PLC program, any error occurrences which would normally cause an immediate Stop of the central processing unit, the OM9 will be called automatically.

The same happens in all cases of errors which are also designated by setting a bit in the system range.

Exception: If no cycle time limit was designated, and the hardware-dependent cycle time limit is reached due to a programming error, the CL200 will automatically enter Stop mode. In this case, enabling an error OM will no longer be possible.

The error module can be programmed with remedial measures to be launched in the event that an error occurs. For example, designated data, including the error bits in the system area, can be copied to nonvolatile memory areas.

A retriggering of programme execution with error acknowledgement is excluded. This causes the CL200 to enter Stop mode after each time the OM9 has been processed, regardless whether the EM or EP instruction was used as the close instruction for the module.

### 6.9 Remanence Characteristics

Unless other limits are specified within the OM2, the remanence characteristics of the CL200 are subject to the range limits described below. These limits cannot be changed by means of the PLC program.

### 6.10 Remanent Operation

In remanent operation, the statuses of the designated remanent operands are retained after a Stop/Run and Power-On/Off mode change. As a precondition, no battery failure may exist.

In the absence of specific designations in the OM2, this means that the following areas are remanent:

- The upper half of the marker range, M96 through M191
- The upper half of the counters,

C32 through C63

- The upper half of the timers,

T64 through T127

- The entire data field, the data modules and the fixation are always remanent. They will be deleted only in the case of a battery failure or, in the case of fixations, upon request by the programming unit (PG).


### 6.11 Non-remanent operation

The non-remanent operation is set by shifting the remanence limits in the OM2 to the highest possible address.

The entire data field, the data modules and the fixation are always remanent. They will be deleted only in the case of a battery failure or, in the case of fixations, upon request by the programming unit (PG).

### 6.12 Fixation

The ZE200 central processing unit offers the option of fixing the operands by means of the programming unit.

In contrast to the "Control" command of the PG, operands can be permanently set to specific bit statuses and/or values.

The following data areas in the CL200 system are fixable:

| Fixable data range | Comment |
| :--- | :--- |
| Inputs |  |
| Outputs |  |

### 6.12.1 Remanence of Fixation

An established fixation remains enabled under the following conditions:

- After a Stop/Run change of operating mode
- After reloading, provided this is defined in the OM2
- After Power-Off/On


### 6.13 Interrupts

The ZE200xx central processing unit utilizes several groups of interrupts:

| TI | Program interruption by means of time-controlled OM |
| :--- | :--- |
| PI | Program interruption by means of a peripheral event (interrupt in- <br> puts) |

When an interrupt occurs, normal program execution is interrupted, and the associated interrupt module is activated.

The lowest priority is assigned to the group of timed interrupts, and the highest to the group of peripheral interrupts. Within individual groups, the interrupt assigned to the lowest OM number has the highest priority.

### 6.13.1 Time Interrupts (time-controlled processing)

For each time the time OM is called, the following must be true:

1. The designated time interval has expired, and
2. sequential processing has reached a change of module.

Neither a DM call-up nor an EP instruction is considered a change of module!

The time interrupts are always enabled. Interrupt disabling / enabling functions are controlled by interrupt mask programming.
$\Rightarrow$ Due to programmed module nesting within time OMs, additional time OMs can occur and be processed, with the understanding that active time modules are incapable of causing their own interruption.

### 6.13.2 Peripheral Interrupts (interrupt inputs)

The standard hardware configuration of all CL200 central processing units features three interrupt inputs which are wired to the X71 interface connector, and which are used to trigger peripheral interrupts.

A peripheral interrupt is triggered by a $0 \rightarrow 1$ (LOW $\rightarrow \mathrm{HIGH}$ ) signal change on the associated input of the ZE200 central processing unit, and is not linked to a module change. Instead, it branches into the respective interrupt OM immediately after processing a suitable instruction in the PLC program.

In this process, the flag register, i.e., RES, etc., and the system register contents are rescued.

The user is responsible for effecting a possible rescue of scratch markers, etc.

The peripheral interrupts are always enabled. Interrupt disabling / enabling functions are controlled by interrupt mask programming.
$\Rightarrow \quad$ Active peripheral interrupts are neither capable of interrupting themselves, nor can they be interrupted by time interrupts.

### 6.13.3 Interrupt Handling Instructions

The central processing control unit (ZE) internally assigns one interrupt mask each to all interrupt groups, time interrupts ( TI ) and peripheral interrupts ( PI ). The TIM and LIM instructions are used to read from and write to these masks.

The mask associated with a given interrupt group contains one bit for each interrupt.

Bit set HIGH: the respective interrupt is enabled.
Bit set LOW: the respective interrupt is disabled.
To effectively enable the interrupts assigned in the mask, the additional EAI (Enable All Interrupts) instruction is required!

To generally disable an interrupt group without influencing the mask entries, the DAI (Disable All Interrupts) instruction is required.

Incoming interrupt signals cause an entry in the corresponding interrupt register, even though the corresponding interrupts are masked. Again, each interrupt is assigned one bit.

If the interrupt is executable, i.e., enabled, the bit in the interrupt register will be automatically cancelled by the call-up of the interrupt OM.

If the interrupt is disabled, the bit will remain in the interrupt register while the interrupt is waiting to be enabled.

The interrupt register can be read with the LAI (Load All Interrupts) instruction, and waiting interrupts can be cancelled with the RAI (Reset All Interrupts) instruction.

During a change of operating mode with the use of Stop/Run and PowerOff/On, all waiting interrupts are cancelled.

The PI masks are set to zero, and the peripheral interrupts disabled. Any required interrupts must be enabled be the user with the TIM and EAI instructions!

Time interrupts are enabled by default.
During startup, i.e., while processing OM5 and OM7, all interrupts remain disabled.

### 6.14 Application Stack

The application stack (AST) comprises a pushdown-pop-up memory stack with a storage depth of 128 words, using FILO (first-in-last-out) processing.

The PUSH and POP instructions facilitate a word-by-word data transfer between the registers and the contents of the application stack.

## Example:

```
PUSH W A ; Shift contents of register A to applic. stack
PUSH W B ; Shift contents of register B to applic. stack
PUSH W C ; Shift contents of register C to applic. stack
PUSH W D ; Shift contents of register D to applic. stack
POP W D ; Load contents of applic. stack into Register D
POP W C ; Load contents of applic. stack into Register C
POP W B ; Load contents of applic. stack into Register B
POP W A ; Load contents of applic. stack into Register A
```

In the event of an application stack underflow, bit S28.4 in the system range will be set to HIGH. In the case of an application stack overflow, bit S28.5 in the system range will be set to HIGH.

Both application stack (AST) underflow and overflow conditions will cause the central processing module to enter Stop mode.

The application stack is flushed after each EP!

### 6.15 Setting the System Clock

$\Rightarrow \quad$ When setting the system clock, no crosschecks with the calendar month are made for the "Day" entry. As a result, incorrect entries may occur (e.g., April 31). Neither is the "Day of the Week" referenced to the date. Therefore, when setting the system clock, the user is required to ensure that all data information has been entered correctly.

Procedure:
The system clock is set by writing into the system area defined by S128 through S134, whereby the write-access must occur transition-controlled (pulse). Otherwise, the system time will be reset in each PLC program cycle. Setting the system clock may be effected not only by the PLC program but also via the communication protocols.
$\Rightarrow \quad$ In the event that, when setting the system clock, the respective permitted value range is exceeded, the existing clock settings will remain unchanged.

| Value ranges: |  |  |  |
| :--- | :--- | :--- | :--- |
| Minutes | $0-59$ | Seconds | $0-59$ |
| Day | $1-31$ | Hours | $0-23$ |
| Year | $0-99$ | Month | $1-12$ |
|  |  | Day of Week | $0-60=$ Sun $\ldots$ 6=Sat |

## 7 CL200 Addressing Conventions

### 7.1 Operand \& Module Identifiers



### 7.2 Module List

The CL200 manages the following program modules:

- Organization modules
- Program modules
- Data modules

| Name | Function | Remark |
| :--- | :--- | :--- |
| OM1 | Cyclical program execution |  |
| OM2 | Initialization table | refer to Section, "OM2 Initialization <br> module" |
| OM5 | Startup module after Power-ON |  |
| OM7 | Startup module after Stop/Run |  |
|  | : | e.g., cycle time error |
| OM9 | Error module | assigned interrupt = I 0, priority 1 |
| OM10 | Interrupt module | assigned interrupt = 1 1, priority 2 |
| OM11 | Interrupt module | assigned interrupt = I 2, priority 3 |
| OM12 | Interrupt module | Raster definition in OM2 or S10, <br> priority 1 |
|  | : | Raster definition in OM2 or S12, <br> priority 2 |
| OM18 | Time-controlled module |  |
| OM19 | Time-controlled module |  |
| FC0- |  |  |
| FC255 | Program modules | Data modules |
| DM0- <br> DM255 |  |  |

### 7.3 System Area

The ZE200 central processing unit features a system area encompassing 256 data words (S0 through S255).

This is the location of the configuration files of the CL200 system.
Essential specifications defined in the OM2 are copied into the system area, where they can be read by the PLC program.

To the extent deemed useful, system conventions related to cycle time can be also changed. This includes also the time intervals of the timecontrolled organization modules and the system clock.

In addition to the data relating to the ZE, the system area also contains configuration data of all intelligent modules encompassed by the CL200 system.

Certain segments of the system range are utilized by standard function modules providing data that is also useful to other PLC program segments.

The unassigned addresses in the system area are reserved for internal purposes, and may not be modified.

### 7.3.1 System Area Assignment

| Address | Contents | Comments |
| :--- | :--- | :--- |
| S0 | Initialization flags, e.g., OM2_DW2 | Read-only |
| S2 | Reserved |  |
| S4 | Reserved |  |
| S6 | Reserved |  |
| S8 | Reserved | Time value for time-controlled process- <br> ing, OM18 |
| S10 | Read and write-access, Accord- <br> ingly, time values can also be <br> changed via PLC program |  |
| S12 | Time value for time-controlled process- <br> ing, OM19 |  |
| S14 | Reserved | Reserved |
| S16 | Reserved | Interval length, OM1-OM1, Reset <br> on Stop/Run, Time refresh on <br> error-based jump or in I/O state. |
| S18 | Counter, actual cycle time, factor = 1ms | Interval length, OM1-OM1, <br> Reset on STOP/RUN |
| S20 |  |  |
| S22 | Max. cycle time, factor $=1 \mathrm{~ms}$ | Max. cycle time, factor $=1 \mathrm{~ms}$ |


| Address | Contents | Comment |
| :--- | :--- | :--- |
| S26 | Error word 1 |  |
|  | Bit: |  |
|  | S26.0 | Addressing error |
|  | S26.1 | Parameter error |
|  | S26.2 |  |
|  | S26.3 | Module stack overflow |
|  | S26.4 |  |
|  | S26.5 |  |
|  | S26.6 | DM too small |
|  | S26.7 | Error "Jump direct" (JP [R]) |
|  | S27.0 | Illegal write-access |


| Address | Contents | Comment |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { S34 } \\ & \text { S36 } \\ & \text { S38 } \\ & \text { S40 } \\ & \text { S42 } \\ & \text { S44 } \end{aligned}$ | OC0 Onboard counter  <br> Actual value LOW word <br>  HIGH word <br> Spec'd value 1 LOW word <br>  HIGH word <br> Spec'd value 2 LOW word <br>  HIGH word | Upon reaching spec'd values, outputs defined in OM2/DEFW27 will be set. |
| $\begin{aligned} & \text { S46 } \\ & \text { S48 } \\ & \text { S50 } \\ & \text { S52 } \\ & \text { S54 } \\ & \text { S56 } \end{aligned}$ | OC1 Onboard counter  <br> Actual value LOW word <br>  HIGH word <br> Spec'd value 1 LOW word <br> Spec'd value 2 HIGH word <br>  LOW word <br>  HIGH word | Upon reaching spec'd values, outputs defined in OM2/DEFW27 will be set. |
| S58 |   <br> OC0 Onboard counter, control bits  <br> S58.0 OC0 counting direction <br>  0 = upward <br> S58.1 = downward <br> S58.2 Set OC0 actual value <br> S58.3  <br> S58.4 OC0 specified value  <br> S58.5  <br> S58.6  <br> S58.7  <br>   <br> OC1 Onboard counter, control bits  <br> S59.0 OC1 counting direction <br>  0 = upward <br> S59.1 Set OC1 actual value <br> S59.2 Set OC1 specified value <br> S59.3  <br> S59.4  <br> S59.5  <br> S59.6  <br> S59.7  <br> $R$  | After the transfer, the CL200 will reset the bits. <br> After the transfer, the CL200 will reset the bits. |
| S60-S62 | Reserved |  |
|  | Analog inputs <br> Analog input, channel 0 <br> Analog input, channel 1 <br> Analog input, channel 2 <br> Analog input, channel 3 |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| S72 | Reserved |  |
| S74 | Reserved |  |
| S76 | Reserved |  |
| S78 | Reserved |  |
| S80 | Cable break reporting bits  <br> S80.0 Analog input, channel 0 <br> S80.1 Analog input, channel 1 <br> S80.2 Analog input, channel 2 <br> S80.3 Analog input, channel 3 |  |
| S82 | Analog output |  |
| S84-S127 | Reserved |  |


| $\begin{aligned} & \text { S128 } \\ & \text { S130 } \\ & \text { S132 } \\ & \text { S134 } \end{aligned}$ | System clock (High byte / Low byte) | Value range |
| :---: | :---: | :---: |
|  | Minutes / Seconds | 0-59 / 0-59 |
|  | Day / Hours | 1-31/0-23 |
|  | Year / Month | 0-99 / 0-12 |
|  | Reserved <br> of Week Day | / 0-6 (0=Sun) |
| $\begin{aligned} & \hline \text { S136- } \\ & \text { S142 } \\ & \hline \end{aligned}$ | Reserved |  |
|  | Initialization values for ZE200 |  |
| S145/144 | ----------------- / Typ ID | $\begin{array}{lc} \hline 00=Z E 200 ; & 01=Z E 200 A \\ 02=Z E 200 M, & 03=Z E 200 A M \end{array}$ |
| S147/146 | Boot firmware version / Hardware ver. |  |
| S149/148 | ------------------ / System firmware version | Firmware loadable with PG |
| S150 | Reserved |  |
| S152 | Reserved |  |
| S154 | Reserved |  |
| S156 | Reserved |  |
| S158 | Reserved |  |
|  | Initialization values for intelligent modules |  |
| $\begin{array}{\|l\|l\|} \hline \text { S160- } \\ \text { S175 } \end{array}$ | Module 1 |  |
| $\begin{aligned} & \text { S176- } \\ & \text { S191 } \\ & \hline \end{aligned}$ | Module 2 |  |
| $\begin{aligned} & \text { S192- } \\ & \text { S207 } \end{aligned}$ | Module 3 |  |
| $\begin{array}{\|l} \hline \text { S208- } \\ \text { S255 } \end{array}$ | Reserved |  |

### 7.4 Data Formats

Bit $=\mathbf{x}$


Byte $=\mathbf{B}$

This addressing mode differentiates between load and transfer instructions:
Load instruction: The source operand may be either the even-numbered (LOW) byte or the odd-numbered (HIGH) byte. In the case of the destination operand (register), the LOW byte is always addressed.

Examples: L BY M1,A


L BY M2,A


Transfer instr.: The low byte in the source operand (SRC_OPD - register) is addressed. The specified DEST_OPD may be both the evennumbered (LOW) byte and the odd-numbered (HIGH) byte.

Examples: T BY A,M1


T BY A,M2

| Register A |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|           <br>           <br>           <br>           <br>           |  |  |  |  |  |  |  |  |


|  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Word $=\mathbf{W}$


### 7.5 Register Structure

## Working registers

A, B, C and D
The CL200 features 4 working registers, which can be addressed in a bitwise, byte-wise or word-by-word fashion. In this context, it should be noted that byte/word addressing always addresses the LOW-byte word.

For operations that exceed the 16-bit format, the registers are combined to form permanent register pairs.

Working register pair A + B

Working register pair C + D

| 15 |
| :---: |
| Word 2 $=$ LOW word B |
| Word 1 $=$ LOW word A |


| 15 |
| :--- |
| Word 2 $=$ LOW word D |
| Word 1 $=$ LOW word C |

## Status bits


$\Rightarrow \quad$ The negative flag always corresponds to the MSB (most significant bit) of the specified data format. Therefore, for byte operations, this is Bit 7, and for word operations, it is Bit 15.

### 7.6 Representing Constants

The representation of constants is contingent upon the programming unit software being utilized. It has no functional bearing on the CL200.

| Data Type |  | PLC utility programs |  |
| :---: | :---: | :---: | :---: |
| Explanation | Notation | PROFI | WinSPS |
| UINT (unsigned integer) | Binary / Dual | K000000000 00000000 B K 111111111111111 B | $\begin{aligned} & \hline 2 \# 0000000000000000 \\ & 2 \# 111111111111111 \end{aligned}$ |
|  | Decimal, word | K00000D - K63535D | 00000-65535 |
|  | Decimal, byte/byte | K000/000-K255/255 | Not defined in IEC1131 Part 3 |
|  | Hexadecimal | K0000H - KFFFFFH | 16\#0000-16\#FFFF |
| INT (signed integer) | Decimal, word | $\begin{gathered} \mathrm{K}-32768-\mathrm{K}+32767 \\ \mathrm{~K}-32768 \mathrm{D}-\mathrm{K}+32767 \mathrm{D} \end{gathered}$ | -32768-+32767 |
| Text, STRING(2) | ASCII | K'AB' | 'AB' |
| Time value, TVALUE | $\begin{aligned} & \text { Time val. (+timebase r) } \\ & \text { r: } 0=10 \mathrm{~ms}, \quad 1=100 \mathrm{~ms} \\ & 2=1 \mathrm{~s}, \quad 3=10 \mathrm{~s} \end{aligned}$ | K0.r - K1023.r | T\#10ms - T\#10230s T\#0.r - T\#1023.r |

### 7.7 Program Module Calls

|  | PLC utility programs |  |  |
| :--- | ---: | ---: | ---: |
|  | PROFI |  | WinSPS |
| Program module / function call (IEC1131-3) | CM | PM | CM |

### 7.8 Jump Instructions

|  | PLC utility programs |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | PROFI |  | WinSPS |  |
| Jump instruction <br> Jump destination | JPx |  | -label | JPx | label |

### 7.9 Bit \& Module Addresses

| Operand | Addresses <br> (decimal) |
| :--- | :---: |
| I | $0.0-23.7$ |
| O | $0.0-15.7$ |
| M | $0.0-191.7$ |
| T status | $0-127$ |
| C status | $0-63$ |
|  |  |
| DM | $0-255$ |
| PM and/or FC | $0-255$ |

### 7.10 Byte Addresses

| Operand | Address <br> (decimal) | Comment |
| :--- | :--- | :--- |
| I, II | $0-23$ | I is physically identical to II! |
| EI | $0-127$ | external |

The even-numbered byte addresses are used as word addresses.

### 7.11 Addressing Modes

### 7.11.1 Direct Addressing

Operands for absolute addressing

| Byte/word readable | $\mathrm{I}, \mathrm{O}, \mathrm{M}, \mathrm{T}$ and C | Actual values apply to T/C |
| :--- | :--- | :--- |
|  | $\mathrm{K}, \mathrm{DF}, \mathrm{D}, \mathrm{DX}, \mathrm{S}, \mathrm{II}$, EI |  |
| Byte/word writable | $\mathrm{O}, \mathrm{M}$ |  |
|  | $\mathrm{DF}, \mathrm{D}, \mathrm{DX}, \mathrm{S}, \mathrm{IO}, \mathrm{EO}$ |  |

Direct addressing of all absolute-addressable operands


## Examples:

| L | B | I10,B | ; Loads the status of input byte I10 into B. |
| :--- | :--- | :--- | :--- |
| L | W | $100, \mathrm{C}$ | ; Loads the value 100 into register C. |

### 7.11.2 Register-to-Register Addressing

| Register A |
| :--- |
| Register B |
| Register C |
| Register D |

## Example:

L
W
C,B ; Loads the contents of register C into register B.

### 7.11.3 Register-indirect addressing



## Example:

L
L
10,A ; Loads index address into A as a byte number. $I[A], D \quad$; Loads the status of 110 (addr. in A) into register D.

### 7.11.4 Indirect addressing

The indirect addressing method - whether "word/byte or bit-oriented" uses an operand prefix containing the operand identifier and the operand address. This greatly facilitates the handling and monitoring of operand addresses.

In addition, all data and program modules can be called up indirectly.

## The operand prefix is structured as follows:

## OPD[R] OPD = Operand identifier

$$
[R]=\text { Operand address in register } A, B, C \text { or } D
$$

The following is a demonstration of the indirect addressing principle, using the example of a block transfer:

## Objective:

Five input words on address 110 are to be transferred to marker words starting with address M50.

| L | W | 5, A | ; Loading loop counter |
| :---: | :---: | :---: | :---: |
| L | W | 10, B | ; Loading I10 byte base address |
| L | W | 50, C | ; Loading M50 byte base address |
| continue: |  |  | ; Loop entry label |
| L | W | I [B] , D | ; Reading of contents (operand status) |
| T | W | D, M [C] | ; Writing of loaded status |
| INC | W | B, 2 | ; Next I-word (byte address + 2) |
| INC | W | C, 2 | ; Next M-word |
| DEC | W | A, 1 | ; Loop counter -1 |
| JPN | continue |  | ; not all words processed so far |

### 7.11.4.1 Indirect Byte Addresses

| $\begin{gathered} \hline \text { OPD } \\ \text { ID } \end{gathered}$ | Byte address (dec.) | Instructions [Reg] | Examples OPD: see column 1 |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{I}, \mathrm{II} \\ & \mathrm{FI} \end{aligned}$ | $\begin{gathered} 0-23 \\ 0-127 \end{gathered}$ | L |  |
| $\begin{aligned} & 0,10 \\ & \mathrm{EO} \end{aligned}$ | $\begin{gathered} 0-15 \\ 0-127 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{L}, \mathrm{~T} \\ & \text { IO and EO, T only } \\ & \hline \end{aligned}$ | $\begin{array}{ll} \mathrm{L} & 10, \mathrm{~A} \\ \mathrm{~L} & O P D[\mathrm{~A}], \mathrm{B} \end{array}$ |
| T actual val. | 0-127 | L |  |
| $\mathrm{C}_{\text {a ctual val. }}$ | 0-63 | L | L 10,A |
| M | 0-191 | L, T | T B,OPD[A] |
| S | 0-255 | L, T |  |
| DF | 0-8191 | L, T |  |
| D | 0-511 | L, T |  |
| DX | 0-511 | L, T |  |

To address the next byte and/or the next T/C when starting from an address, the address must be increased by 1 . To address the next word, the address must be increased by 2 .

In the event that an attempt is made to access a word by using an oddnumbered address (operand attribute $=W$ ), the controller will enter the Stop mode.

The cause of the fault can then be displayed by means of the PG.
$\Rightarrow \quad$ The CL200 does not perform range monitoring. Accordingly, the programmer is responsible for staying within range limits. In the case of write-access range violations, data will be destroyed, and the controller will enter the STOP mode.

### 7.11.4.2 Indirect Bit Addresses

| $\begin{gathered} \hline \text { OPD } \\ \text { ID } \end{gathered}$ | Bit address (dec.) | Instructions | Examples OPD: see co. 1. |
| :---: | :---: | :---: | :---: |
| 1 | 0-191 | A, AN, O, ON | $\begin{array}{lll} \mathrm{L} & 10, \mathrm{~A} \\ \mathrm{~A} & \mathrm{~B} & O P D[A] \\ = & \text { B } & \text { OPD[A] } \end{array}$ |
| 0 | 0-127 | $\begin{aligned} & \mathrm{A}, \mathrm{AN}, \mathrm{O}, \mathrm{ON} \\ & \mathrm{~S}, \mathrm{R},= \end{aligned}$ |  |
| M | 0-1535 | $\begin{aligned} & \text { A, AN, O, ON } \\ & \text { S, R, }= \end{aligned}$ |  |
| S | 0-2047 | A, AN, O, ON |  |
| DF | 0-65535 | $\begin{aligned} & \text { A, AN, O, ON } \\ & \text { S, R, }= \end{aligned}$ |  |
| T status | 0-127 | A, AN, O, ON |  |
| C status | 0-63 | A, AN, O, ON |  |

To address the next bit when starting from an address, the address must be increased by 1.

If a range limit violation is detected, the controller will enter the Stop mode. The cause of the fault can then be displayed by means of the PG.

### 7.11.4.3 Indirect Module Addresses

| Operand | Module Number | Instructions ... [Reg] | Example |
| :---: | :---: | :---: | :---: |
| DM | 0-255 | $\begin{aligned} & \mathrm{CMx} \\ & \mathrm{CXx} \end{aligned}$ | $\begin{array}{ll} \hline \mathrm{L} & \text { W 10,A } \\ \mathrm{CM} & \mathrm{DM}[\mathrm{~A}] \end{array}$ |
| FC | 0-255 | $\begin{aligned} & \hline \mathrm{CMx} \\ & \mathrm{CMx} \\ & \hline \end{aligned}$ | $\begin{array}{\|ll} \hline \mathrm{L} & \text { W 100,A } \\ \mathrm{CM} & \mathrm{FC}[\mathrm{~A}] \\ \hline \end{array}$ |

To address the next module starting from a module number, the module number must be increased by 1 .

If a range limit violation is detected, or if the module is not available, the controller will enter the Stop mode. In both cases, the fault can subsequently be displayed by means of the PG.

When a program module is called up, up to 32 parameter values can be transferred. The number of parameter values to be transferred is stated as part of the module call-up instruction, followed by the actual parameters, starting with the number P 0 .

All parameters that are to be used as a byte or word in the program module being called up are transferred without operand attribute.
(Depending on the version of the programming unit (PG) being used, the operand attribute $\mathbf{B}$ or $\mathbf{W}$ may be included, depicting that no operand attribute is being used.)

All parameters to be used as bits in the module being called up are transferred with the operand attribute B!

## Exception:

If times and counters are transferred in the form of parameters without operand attribute, they may be utilized as both a word function, i.e., time/counter value, and/or a bit function, i.e., time/counter status in the module being called up.

Example of parameter transfer:

| CM | FC100,7 | ; Call up FC100 and transfer 7 parameters |
| :--- | :--- | :--- |
| P0 | 43 | ;Parameter P0: FC no. as decimal constant K43 |
| P1 | 4 | ;Parameter P1: DM no. as decimal constant K4 |
| P2 | O56 | ;Parameter P2: Output word with byte address 056 |
| P3 | I7.3 | ;Parameter P3: Input bit I7.3 |
| P4 | T2 | ;Parameter P4: Time T2 |
| P5 | C13 | ;Parameter P5: Counter C13 |
| P6 | O10.0 | ;Parameter P6: Output bit O10.0 |

Utilization of parameters in called-up module FC100:

| L |  | P1, A | ; Load DM no. 4 |
| :---: | :---: | :---: | :---: |
| CM |  | DM [A] | ; Open DM4 |
| CX |  | DM5 |  |
| L |  | PO, A | ; Load FC no. 43 |
| CM |  | FC[A], 2 | ; Call up FC43 and transfer two parameter values |
| PO |  | D2 | ; Parameter P0: D2 of active 1st DM, this being DM4 |
| P1 |  | DX6 | ; Parameter P1: DX6 of active 2nd DM, this being DM5 |
| L | W | P2, A | ;Load output word 056 |
| L | W | P4, B | ; Load time value from T2 to B |
| A |  | P3 | ; I7. 3 |
| A |  | P4 | ; Status of T2 |
| A |  | P5 | ; Status of C13 |
| = |  | P6 | ;010.0 |

## 8 Interfaces \& Connectors

### 8.1 X31 - Connector for Programming Unit or External Operator Terminal

The X31 connector provides a combined V. 24 / 20mA interface for connecting the programming unit (PG) or other peripheral devices, such as the BT20 operator terminal. This interface does not feature control lines, and only the 20 mA section is electrically isolated.

The interface uses a female DB-25 connector.

| Explanation | Designation | Pin no. | Signal Direction |
| :---: | :---: | :---: | :---: |
| V. 24 |  |  |  |
| Transmit data | TxD | 2 | $\rightarrow$ |
| Receive data | RxD | 3 | $\leftarrow$ |
| Ref. \& signal GND | Sig. GND | 7 |  |
| 20mA |  |  |  |
| 12 V out (active) | 12 V out | 10 | For active mode, $9 \leftrightarrow 10$ are bridged. |
| 12 V in (active) | 12 V in | 9 |  |
| 12 V Ref./GND | 12 V GND | 21 |  |
| Receive data + (passive/active) | RxD+ | 22/12 | $\leftarrow$ |
| Receive data (passive/active) | RxD- | 12/24 |  |
| Transmit data + (passive/active) | TxD+ | 23/13 | $\rightarrow$ |
| Transmit data (passive/active) | TxD- | 13/25 |  |
| Shield | Shield | Housing |  |
| Cable lengths: | Baud rate | V. 24 | 20 mA |
|  | 9600 | 15m | 300 m |
|  | 19200 | 15m | 150m |
|  | 38400 | 15m | 50m |
|  | 57600 | 15m | - |

The interface uses the BUEP19E (PST) transmission protocol.
The baud rates are set with a four-segment DIP switch on the ZE200xx as follows:

| Switch segment |  |  |  |  | Fixed |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 4 | 3 | 2 | 1 | Baud | setting |  |
| OFF | OFF | OFF | OFF | 9600 | Parity Even |  |
| OFF | OFF | OFF | ON | 19200 | 1 Stop bit |  |
| OFF | OFF | ON | OFF | 38400 | 8 Data bits |  |
| OFF | OFF | ON | ON | 57600 |  |  |
| reserved |  |  |  |  |  |  |

### 8.2 X32 - Second Serial Interface Connector (ZE201 only)

The second serial interface on the ZE201 central processing unit is used, for example, to connect the PG programming unit in the event that a BT20 operator terminal is connected to the standard X31 connector.

The interface features a male DB-9 connector which uses the following pin assignment:

| Pin | Signal | Designation |
| :---: | :---: | :---: |
| 1 | - |  |
| 2 | RxD | Receive Data |
| 3 | TxD | Transmit Data |
| 4 | - |  |
| 5 | GND | Ground |
| 6 | - |  |
| 7 | - |  |
| 8 | - |  |
| 9 | - |  |
| Housing | Shield |  |

The maximum cable length for all baud rates is 15 metres.
The X32 serial interface supports the following transmission protocols:
BUEP19E (PST, similar to PG connector X31), and
BUEP03E.
In the same fashion as with the computer modules, the BUEP03E protocol is handled via the R2REQ and R2CONV function modules. To transmit task requests via the second serial interface of the ZE201, only the fictional CXN (computer interface) number "FF" must be addressed.

The BUEP19E transmission protocol of the 2nd interface (X32) connector is fully compatible with the X31 interface for the PG programming unit. The RST function is not available.

Basic transmission protocol and baud rate settings

Baud rate:
Number of stop bits:
Parity:
Number of information bits:
Protocol:

19200 Baud
1 Stop Bit
EVEN
8
BUEP19E

In the event that the protocol and transmission speed settings must depart from the default setting, the desired declaration is made in the OM2, DW36.

### 8.3 X71 - Interrupt \& Counter Inputs

The interrupt and counter inputs are part of the standard equipment of every ZE200xx, and are connected by means of a female DB-9 connector.

In both cases the inputs operate with 24 V signals.

| Explanation | Designation | Pin no. | Signal direction |
| :--- | :---: | :---: | :---: |
| Interrupt I0 | II0 | 1 | $\leftarrow$ |
| GND |  | 2 |  |
| Interrupt I1 | II1 | 3 | $\leftarrow$ |
| GND |  | 4 |  |
| Interrupt I2 | II2 | 5 | $\leftarrow$ |
| Counter input, OC0 | OCI0 | 6 | $\leftarrow$ |
| Counting direct., OC0 | OCD0 | 7 | $\leftarrow$ |
| Counter input, OC1 | OCI1 | 8 | $\leftarrow$ |
| Counting direct., OC1 | OCD1 | 9 | $\leftarrow$ |
| Shield |  | Housing |  |

### 8.3.1 Interrupt Inputs (ZE200xx standard version)

As described in the foregoing, the interrupt inputs are wired to the X 71 interface connector and, in the case of a transition from $0 \rightarrow 1$, trigger the assigned peripheral interrupt. The response to the interrupt is programmed in the corresponding interrupt OM.

| Interrupt I 0 | OM10 | Priority 1 |
| :--- | :--- | :--- |
| Interrupt I 1 | OM11 | Priority 2 |
| Interrupt I 3 | OM12 | Priority 3 |

Minimal programming required for interrupt detection and processing:

| 1. | L | W | 7H,A | ; Prepare all three interrupts for enable. |
| :--- | :--- | :--- | :--- | :--- |
| TIM | W | A,PI | ; Write peripheral interrupt mask. |  |
| 2. | EAI |  | PI | ; Enable interrupts. |

In the event that a signal transition occurs on one of the interrupt inputs, the associated OM will be called. If this module has not been integrated into the program, the controller will enter STOP mode while returning an appropriate error message. If several interrupts occur at the same time, they will be processed in accordance with the above listed priority ranking.

### 8.3.2 High-speed Counters (onboard counters, standard on ZE200xx)

For operations requiring high-speed counting, the CL200 provides two independent 32-bit counters, which can be operated in both upward and downward-counting modes. The reversal of the counting direction may be effected either by the PLC program or by external signals via special directional inputs.

Effective with v1.6, the Incremental Rotary Transducer" counter mode is available.

This function is subject to the following preconditions:

- There is a new counting mode, termed "Incremental Rotary Transducer". This mode is available for counter 1 but not for counter 0 .
- This mode is enabled by setting the MSB in word 20 of OM2. This renders all other bits in this word meaningless.
- The counter performance is max. 10 kHz and/or a line count of 10,000 per second.
- At the same time, counter 0 may be used without directional change.
- In the event that the maximum counting rate of 10 kHz is used in the "Incremental Rotary Transducer" mode, an approximate $35 \%$ slow-down in the PLC cycle rate may be expected.
- The "Transducer" mode does not permit spec'd-value monitoring!
- The "Transducer" mode provides the PLC with a dual interpretation, i.e., both the rising and falling edge of pulses are counted. Accordingly, a rotary transducer with 1000 lines per revolution produces a counter value of 2000 with each revolution.
- The permissible limit frequency of 10 kHz is not monitored. If the frequency is exceeded, counting faults will result.
- In the event that the zero-pulse is to be used as an interrupt input signal, it must have a minimum duration of $\mathbf{8 0} \mu \mathrm{s}$.

When using these counters, the integration of the OM2 is a mandatory requirement. All parameter values required for the counter are predefined in data words DW13-DW27 of this module.

For utilization within the PLC program, the counter values and the required control bits can be accessed in S34-S58 of the system area.
$\Rightarrow \quad$ Effective with v1.2 of the system firmware, the "Set Specified Values" command (see system range, S148) is available.

## OM2 Preset values:

Onboard counter settings (OC0: DW 13 / OC1: DW 20)


Presetting actual values, LOW / HIGH word
OC0: DW 14/15 / OC1: DW 21/22

Values can be changed via the PLC program.

```
14/21 DEFW W 16#0000
15/22 DEFW W 16#0000
```

Presetting specified value 1, LOW / HIGH word (with DW17/24 not for Transducer mode).

OC0: DW 16/17 / OC1: DW 23/24

Values can be changed via the PLC program.
16/23 DEFW W 16\#FFFF
17/24 DEFW W 16\#FFFF
Presetting specified value 1, LOW / HIGH word (with DW19/26 not for Transducer mode).

OC0: DW 18/19 / OC1: DW 25/26
Values can be changed via the PLC program.
18/25 DEFW W 16\#FFFF

19/26 DEFW W 16\#FFFF
Output byte definition (no extended output permitted), not for Transducer mode.

Upon achieving the specified values, the outputs are set automatically. After the response has been effected, outputs must be again reset by the PLC program.
$\Rightarrow \quad$ Since the output byte defined here is output via direct access, bits 47 are also always output in their current image status (during program processing). Accordingly, when using high-speed counters, these outputs should always remain unused in order to prevent the return of unwanted statuses!

Example: Entry 10 in word 27

```
OCO Spec'd value1 = Bit O10.0 OCO Spec'd value2 = Bit O10.1
oc1 Spec'd value1 = Bit 010.2 OC1 Spec'd value2 = Bit 010.3
```


## System area

| Address | Contents | Comment |
| :---: | :---: | :---: |
|  | OC0/OC1 onboard counter |  |
| $\begin{array}{\|l\|} \hline \text { S34/S46 } \\ \text { S36/S48 } \\ \hline \end{array}$ | Actual valueLOW word <br> HIGH word | Actual values can be modified via the PLC program (see Control Bits) |
| $\begin{array}{\|l} \hline \text { S38/S50 } \\ \text { S40/S52 } \end{array}$ | Spec'd value 1 $\begin{array}{ll}\text { LOW word } \\ \\ \text { HIGH word }\end{array}$ | Specified values can be modified via the PLC program (see Control Bits) |
| $\begin{aligned} & \hline \text { S42/S54 } \\ & \text { S44/S56 } \end{aligned}$ | Spec'd value 2 LOW word <br>  HIGH word | Upon reaching the spec'd values, defined outputs are set in DEFW 27 of the OM2. |
| S58/S59 |   <br> OC0/OC1 onboard counter  <br> Control bits  <br> Bit0 Counting direction <br>  0 = upward <br>  $1=$ downward <br> Bit1 Set actual value <br> Bit2 Set specified value <br> Bit3  <br> Bit4  <br> Bit5  <br> Bit6  <br> Bit7  | After the transfer, the CL200 will reset the bits. |

In the event that, during counting up (or counting down) the maximum value of FFFF FFFF ${ }_{H}$ (or minimum value of $0_{H}$ ) is attained, the counter will again start at 0 (or FFFF FFFF ${ }_{H}$ ).

## Notes:

The process of setting new current/specified values is transitioncontrolled, and occurs in the following sequence:

- The "Set current/specified value" bit must be reset.
- The system word provides the new current/specified value, and the "Set current/specified value" control bit is set once (never cyclically).
- In the subsequent cycle, the value is transferred and the control bit reset. In the case of manipulations using the actual value, the system variable again serves the display of current actual values.

Without exception, the updating of actual values in the system range occurs in the I/O state. Independent of program processing, the outputs assigned to the specified values are affected immediately.
$\Rightarrow$ To prevent the loss of pulses, the default entry for change of direction and the counting pulses must not occur simultaneously.

### 8.3.2.1 Sample Program - High-speed Counters onboard CL200 Basic Unit

```
************************************************************************
* High-speed Counters
************************************************************************
Examples of onboard counters (high-speed counters) in the CL200
basic unit.
The basic unit provides 2 high-speed counters, termed
"OCO onboard counter" and "OC1 onboard counter" hereunder.
The OM2 initialization module must be linked, and data words 13 to 32
in this module must be suitably modified.
The OM2 entries for the high-speed counters are described below.
    Definition of onboard counters (OC) (entries permitted)
        ==========================================================
        Entry 0 = Function NOT available, and/or DO NOT execute
        Entry 1 = Function available, and/or execute
DW 13: Settings, on-board counter 0 (OCO)
-------------------------------------------------
; 13 DEFW W 2#0000000000000110
            *******|*****||| *: reserved
                                    Definition of transitions
                                    0 0 ~ n o ~ t r a n s i t i o n
                                    O1 positive transitions
                                    1 0 ~ n e g a t i v e ~ t r a n s i t i o n s
                                    1 1 \text { both transitions}
                                    allow external up/down switchover
                                    Downward-counting
;DW 14/15: OCO actual value, LOW/HIGH word
;----------------------
; 15 DEFW W 16#0000
;DW 16/17: OCO spec'd value1 LOW/HIGH word
; 16 DEFW W 16#FFFF
; 17 DEFW W 16#FFFF
;DW 18/19: OCO spec'd value2 LOW/HIGH word
-18 DEFW W 16#FFFF
; 19 DEFW W 16#FFFF
;DW 20: Settings for onboard counter 1 (OC1)
;-----------------------------------------------------
; 20 DEFW W 2#0000000000000000
```



```
;DW 21/22: OC1 actual value, LOW/HIGH word
------------------------------------------------
; 21 DEFW W 16#0000
; 22 DEFW W 16#0000
;DW 23/24: OC1 spec'd value, LOW/HIGH word
;-----------------------------------------------------
; 23 DEFW W 16#FFFF
; 24 DEFW W 16#FFFF
; ;DW 25/26: OC2 spec'd value, LOW/HIGH word
; 25 DEFW W 16#FFFF
; 26 DEFW W 16#FFFF
;DW 27: Number of output byte
;--------------------------------
        Outputs are set automatically upon reaching specified values.
        This address can be used to set the output byte used for
        this purpose.
            e.g., K0010D
                OCO spec'd value1 = Bit 10.0 OCO spec'd value2 = Bit 10.1
                OC1 spec'd value1 = Bit 10.2 OC1 spec'd value2 = Bit 10.3
27 DEFW W KOOOOD
```

Assignments in system area
; --------------------------------1
DEF S34,-OCO IwL ; OCO onboard counter, actual value LOW word
$\begin{array}{llll}\text { DEF } & S 36,-O C O \_I W H & \text {; OCO onboard counter, actual value HIGH word }\end{array}$
DEF S38,-OC0_Sw1L ; OC0 onboard counter, spec'd value1
DEF S40,-OC0_Sw1H ; OC0 onboard counter, spec'd valuel
DEF S42,-OC0_Sw2L ; OC0 onboard counter, spec'd value2
DEF S44,-OC0_Sw2H ; OC0 onboard counter, spec'd value2
DEF S46,-OC1 IwL
DEF S48,-OC1-IWH
OC1 onboard counter, actual value LOW word
OC1 onboard counter, actual value HIGH word
DEF S50,-OC1-Sw1L
OC1 onboard counter, spec'd value1
OC1 onboard counter, spec'd value1
DEF S52,-OC1_Sw1H
DEF S54,-OC1_Sw2L
oC1 onboard counter, spec'd value2
OC1 onboard counter, spec'd value2
LOW word
HIGH word
LOW word
HIGH word
LOW word
HIGH word
LOW word
HIGH word
Onboard counter, control bits
S58.0 OCO counting direction
0 = upward
1 = downward
S58.1 Set OCO actual value
S58.2 Set OC0 spec'd values
S59.0 OC1 counting direction
$0=$ upward
1 = downward
S59.1 Set OC1 actual value
S59.2 Set OCO spec'd values

```
; +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
; Connectors, pin assignments
-----------------------------------
; OCO counter input X71 connector, pin 6
; OCO counting direction x71 connector, pin 7
; OC1 counter input X71 connector, pin 8
; OCO counting direction X71 connector, pin 9
; ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
; Output byte assignment (specified in OM2, w27)
; -------------------------------------------
; Outputs are set automatically upon reaching specified values.
; After the appropriate response has been received, outputs must again
; be reset by the PLC program.
    ; Bit Axx.0 OCO spec'd value1
    ; Bit Axx.1 OCO spec'd value2
    ; Bit Axx.2 OC1 spec'd value1
    ; Bit Axx.3 OC1 spec'd value2
    ; Bit Axx.4 - 7 DO NOT USE
```

```
; Example
```

; Example
; *** Set Specified Value ***
; *** Set Specified Value ***
Transition control for 'Set Specified Value' instruction - the loading
Transition control for 'Set Specified Value' instruction - the loading
procedure for specified value will be enabled only
procedure for specified value will be enabled only
; if a 0-to-1 transition is detected on input IO.O.
; if a 0-to-1 transition is detected on input IO.O.
AN IO.O ; 'Set Specified Value' input bit
AN IO.O ; 'Set Specified Value' input bit
R M190.0 ; reset help marker
R M190.0 ; reset help marker
A IO.0
A IO.0
AN M190.0
AN M190.0
S M190.0
S M190.0
JPCI noload1
JPCI noload1
Loading procedure for specified value
Loading procedure for specified value
Load OCO specified value (on-board counter0) and enable control bit for
Load OCO specified value (on-board counter0) and enable control bit for
'Set Specified value' command. The control bit will be reset automatically
'Set Specified value' command. The control bit will be reset automatically
by the PLC once the value has been transferred.
by the PLC once the value has been transferred.
Write spec'd value1 (S40, S38)
Write spec'd value1 (S40, S38)
W 10,D
W 10,D
W 0,C
W 0,C
W D,S38 ; OCO onboard counter, spec'd valuel LOW word
W D,S38 ; OCO onboard counter, spec'd valuel LOW word
W C,S4O ; OCO onboard counter, spec'd value1 HIGH word
W C,S4O ; OCO onboard counter, spec'd value1 HIGH word
Write spec'd value2 (S44, S42)
Write spec'd value2 (S44, S42)
W 100,D
W 100,D
w 0,C
w 0,C
W D,S42 ; OCO onboard counter, spec'd value2 LOW word
W D,S42 ; OCO onboard counter, spec'd value2 LOW word
W C,S44 ; OCO onboard counter, spec'd value1 HIGH word
W C,S44 ; OCO onboard counter, spec'd value1 HIGH word
Enable 'Set Specified Value' control bit
Enable 'Set Specified Value' control bit
Note: May be active during one cycle only (see Transition Control, above)
Note: May be active during one cycle only (see Transition Control, above)
W 2\#00000000000100,A
W 2\#00000000000100,A
W A,S58 ; Onboard counter, control bits
W A,S58 ; Onboard counter, control bits
noload1:

```
noload1:
```

```
; *** Set Actual Value ***
; Transition control for 'Set Actual Value' instruction - the loading
    procedure for actual value will be enabled only
    if a 0-to-1 transition is detected on input IO.1.
AN IO.1 ; 'Set Actual Value' input bit
R M190.1 ; Reset help marker
A IO.1
AN M190.1
S M190.1
JPCI noload2
Loading procedure for actual value
Load OCO actual value (onboard counter0) and enable control bit for
'Set actual value'. The control bit will be reset automatically
by the PLC once the value has been transferred.
Write actual value (S36, S34)
    W 50,D
    W 0,C
    W D,S34 ; OCO onboard counter, actual value LOW word
    W C,S36 ; OCO onboard counter, actual value HIGH word
Enable 'Set Actual Value' control bit
Note: May be active during one cycle only (see Transition Control, above)
    w 2#00000000000010,A
    W A,S58 ; Control bits, onboard counter
noload2:
```

    Read and reset output bits which are set by direct access by
    the counter (specified in initialization module OM2, w27).
    | 00.0 | ; OCO Spec'd value1 was reached |
| :--- | :--- |
| 00.0 | ; This location for programming additional responses as required. |
| 00.1 | ; OCO Spec'd value2 was reached |
| 00.1 | ; This location for programming additional responses as required. |


EP

### 8.4 X72 - Analog Inputs \& Analog Output

For "simple" processing of analog values, the CL200 with its ZE200Ax central processing control units provides four analog inputs and one analog input. They are connected by means of a female DB-15 connector.

The analog values and the cable-break messages of the analog inputs are accessible in system range S64-S82.

| Explanation | Designation | Pin no. | Signal direction |
| :--- | :---: | :---: | :---: |
| Analog input 0 | AIO | 1 | $\leftarrow$ |
| Analog input 1 | AI1 | 2 | $\leftarrow$ |
| Analog input 2 | Al2 | 3 | $\leftarrow$ |
| Analog input 3 | AI3 | 4 | $\leftarrow$ |
| Analog output OP mode | OM | 5 | open: Output I <br>  <br>  <br> AOI bridged: output U |
| Analog output, voltage | AOU | 10 | $\rightarrow$ |
| Analog output, current | AOI | 14 | $\rightarrow$ |
| reserved |  | 6,13 |  |
| GND |  | $7,8,11$, <br> 12,15 |  |
| Shield |  | Housing |  |

When the controller is powered up without the OM2, the processing of all analog inputs within a voltage range of $0-10 \mathrm{~V}$ is enabled.

OM2 Settings (OM2 is not an indispensable requirement)
To enable the control processor to restrict processing to channels actually in use, assigned analog inputs are specified in DW 31.

```
    Entries are possible from KOOD through KO4D
    0 = no analog input enabled
    2 = two analog inputs enabled (channels 0 and 1)
DEFW W 4
```

To select whether or not which analog input channels are to be enabled, and/or whether the analog output is to be standardized.

```
The selected analog inputs are standardised to 2 V - 10 V, and
the enabled analog output is standardised to 2 V - 10 V
and/or to 4 mA - 20 mA
DEFW W 2#0000000000000000
```



```
Entry O switches off standardization.
```

;

### 8.4.1 Analog Inputs

The voltage value present at the analog inputs is converted and subsequently written into the system area for further processing in digital form.

If a cable break is detected during normal (default) operation (value $<4$ mA and/or $<2 \mathrm{~V}$ ), this will be reported in word S 80 of the system area.

## Specifications

Number of analog inputs
Electrical isolation
Input range
Permissible input voltage
Digital mapping
Resolution
Input resistance
Conversion time
Scanning interval
Error tolerance
Cable length

4, pursuant to IEC 1131-2
no
$0-10 \mathrm{~V}$
$2-10 \mathrm{~V}$, when standardized via OM2
-10 V through 30 V
16-bit
10-bit
$20.4 \mathrm{k} \Omega$
$20 \mu \mathrm{~s}$
10 ms , value updating in system area during subsequent I/O state
$1 \%$ at 0 through $55^{\circ} \mathrm{C}$
max. 100 metres, screened

## System area

|  | Analog inputs |  |
| :--- | :--- | :--- |
| S64 | Analog input value, channel 0 |  |
| S66 | Analog input value, channel 1 |  |
| S68 | Analog input value, channel 2 |  |
| S70 | Analog input value, channel 3 |  |
| S72 | Reserved |  |
| S74 | Reserved |  |
| S76 | Reserved |  |
| S78 | Reserved |  |
| S80 | Cable break reporting bits <br> S80.0 Analog input, channel 0 <br> S80.0 Analog input, channel 1 <br> S80.0 Analog input, channel 2 |  |
| S80.0 Analog input, channel 3 |  |  |$\quad$|  |
| :--- |

## Priority representation

| Priority Bit |  |  |  |  |  |  |  |  |  | without significance |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | x | x | x | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ |
| MSB |  |  |  |  |  |  |  |  | LSB |  |  |  |  |  |  |

LSB voltage value:

- Default operation:
- With standardization:
$10 \mathrm{~V} / 1024=9.8 \mathrm{mV}$
$8 \mathrm{~V} / 1024=7.8 \mathrm{mV}$


### 8.4.2 Analog Output

The PLC program writes into the system area the digital representation of the voltage or current output value that will be sent to the analog output, and utilizes the I/O state to transfer it to the output.

## Specifications

## Output voltage

## Output current

| Output range | $0-10 \mathrm{~V}$ |
| :--- | :--- |
|  | $2-10 \mathrm{~V}$, with standardization via OM2 |
| Load resistance | $\geq 1 \mathrm{k} \Omega$ |


| Number of analog outputs | 1, pursuant to IEC 1131-2 |
| :--- | :--- |
| Electrical isolation | no |
| Short-circuit protection | yes, unlimited |
| Short-circuit current | 32 mA |
| Error tolerance | $1 \%$ at $0-55^{\circ} \mathrm{C}$ |
| Cable length | max. 100 metres, screened |
| Digital mapping | 16 bit |
| Resolution | 12 bit |
| Conversion time | 1 ms |
| Value output | after writing to system area, value output |
|  | occurs during subsequent I/O-State. |

2-10 V, with standardization via OM2 $\geq 1 \mathrm{k} \Omega$

|  | $0-20 \mathrm{~mA}$ |
| :--- | :--- |
| Load resistance | $4-20 \mathrm{~mA}$, with standardization via OM2 |
|  | $\leq 600 \Omega$ |

## System area

| S82 | Analog output value |  |
| :--- | :--- | :--- |

## Priority representation

| Priority bit |  |  |  |  |  |  |  |  |  |  |  | without significance |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | x | x | x | x |
| MSB |  |  |  |  |  |  |  |  |  |  | LSB |  |  |  |  |

LSB voltage value

- Default operation: $10 \mathrm{~V} / 4096=2.4 \mathrm{mV}$
- With standardization:
$8 \mathrm{~V} / 4096=2.0 \mathrm{mV}$

LSB current value

- Default operation:
$20 \mathrm{~mA} / 4096=4.9 \mu \mathrm{~A}$
- With standardization:
$16 \mathrm{~mA} / 4096=3.9 \mu \mathrm{~A}$


### 8.4.2.1 Sample Program - Analog Processing on the CL200 Basic Unit

; Examples of analog inputs and the analog output
; on the CL200A and CL200AM central processing units.
;
Measuring ranges: analog inputs $0-10 \mathrm{~V}$
analog output
10 V
$-20 \mathrm{~mA}$

- 10 V

4 - 20 mA
Note: Whenever an example specifies standardized operation, the OM2 initialization module must be linked to the program, and data word 32 in the OM2 must be appropriately modified.

```
**********************************************************************ag
* Analog inputs, CL200 Central Processing Unit
************************************************************************
```

DEF S64,-AnaKan0 ; = Analog value, channel 0, X72 connector, pin 0
DEF S66,-AnaKan1 $\quad$; = Analog value, channel 1, X72 connector, pin 1
DEF S68,-AnaKan2 ; = Analog value, channel 2, X72 connector, pin 2
DEF S70,-AnaKan3 ; = Analog value, channel 3, X72 connector, pin 3
DEF S80,-KaBruch ; Cable break message, channel $0=$ Bit 0
Cable break message, channel $1=$ Bit 1
Cable break message, channel $2=$ Bit 2
Cable break message, channel $3=$ Bit 3
Cable break is reported only during standardized
; 2-10 V operation (as specified in OM2, w 32).
Bit assignment:



```
; * Start of Sample Programs "Reading and Scaling Analog Values"
; =============================================================================
;Example 1
Loading analog value from channel 0 (default operating mode / non-
standardized) on CL200 central processing unit, using 0-1023 scaling
; over 0-10000 (mV). The value is filed in data module DMO, word 0.
CM DMO
L W S64,A ; = Analog value, channel 0, x72 connector, pin 0,
SLR W A,6 ; and load into bits 0-11.
; Scale value 0-1023 over 0-10000 mV
L W 9775,C ; at weighting: 1 bit = 0.9775 mV
MUL W C,A ; and multiply with loaded value.
L W 1000,C ; --"--
DIV W C,A ; --"--
T W A,DO ; Output scaled analog value in data word 0 of DM.
```

; Example 2
Reading of analog value from channel 1 (standardized operating mode / entry in OM2 DW32) on CL200 central processing unit, using $0-1023$ scaling over 2000-10000 (mV). The value is filed in data module DMO, word 2.

```
L W S66,A ; = Analog value, channel 1, x72 connector, pin 1,
SLR W A,6 ; and load into bits 0-11.
    ; Scale value 0-1023 over 0-10000 mV
L W 7820,C ; at weighting 1 bit = 0.7820 mV,
L W 1000,C ; --"--
DIV W C,A ; --"--
L W 2000,D ; Scale value 0-8000 over 2000-10000 mV.
ADD W D,A ; --"--
T W A,D2 ; Output scaled analog value in data word 2 of DM.
L W S80,B ; Cable break message, channel 0 = Bit 0
A B B.1 ; --"--
= B 00.0 ; Response to cable break
```

; * End of sample programs "Reading and Scaling Analog Values"

```
; **********************************************************************
* CL200 Central Processing Unit, Analog output
************************************************************************
DEF S82,-AnaAus ; = Analog output
    Current:
    - alternatively
    Voltage:
                                    x72 connector, pin }1
                                    bridge pins 5 and 14
                                    GND X72 connector, pins 9,11,12,15
Default setting 0-10 v and/or 0 - 20 mA
or
Standardized operation, 2-10 V and/or 4-20 mA (as defined in w32 of OM2).
Bit assignment:
+---+---+---+---+---+---+---+----+---+----+---+---+--------------------
```



```
+MSB+---+---+---+---+---+---+----+---+LSB|----+----+----+----+---------+
|<============== Analog value =================>|*** not used ** 
Example: 111111111111xxxx = Analog value 10 V
        000000000000xxxx = Analog value 0 V (standardized: 2 Volt)
```



```
* Start of Sample Program "Scaling and Outputting Analog Value"
```


; Example 1
Outputting an analog value after prior scaling.
The value of $0-10000(\mathrm{mV})$ in data module DMO, on word 20 is to be
output as a voltage of $0-10 \mathrm{~V}$.
22 CM DMO ; Open data module
L W D20,A ; Load analog value
Scale value of 0-10000 mV over 0-4095
at weight: 1 bit $=0.2442 \mathrm{mV}$
L W 1000,C ; --"--
MUL W C,A ; --=--
L W 2442,C ;--"--
DIV W C,A ; --"--
SLL W A,4 ; Load value into bits 4-15
T W A,S82 ; = Analog output
; * End of sample program "Scaling and Outputting Analog Value" *

## 9 Instruction List

### 9.1 Structure of Controller Instructions

| C ontroller ln struction |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \hline \begin{array}{c} \text { Operation } \\ \text { part } \end{array} \\ \hline \end{gathered}$ | Operand attribute | Source operand | Destination operand |
| OPP | OPA | SRC | DEST |

Examples:

| A |  | I0.0 |  |
| :--- | :--- | :--- | :--- | :--- |
| A | W | -Name | A |
| L | B | O0 | B |
| T | W | C | M10 |
| MUL | W | K1234D | D |

### 9.2 Status Bits (Flags)

The status bits are influenced by the following instruction groups:

- Compare
- Convert
- Swap
- Increment
- Decrement
- Shift
- Rotate
- Add
- Subtract
- Multiply
- Divide

Instructions belonging to these groups are equally applicable to program processing instructions (jumps, module instructions) and logical links (flag queries).

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Status bits} \& \multirow[b]{2}{*}{Flag query} \& \multirow[b]{2}{*}{Explanation} \\
\hline Flags \& PG display readout \& \[
\begin{aligned}
\& \hline \text { JP... } \\
\& \text { CM... }
\end{aligned}
\] \& \& \\
\hline \[
\begin{aligned}
\& \hline \mathrm{CY}=1 \\
\& \mathrm{CY}=0
\end{aligned}
\] \& C \& \[
\begin{aligned}
\& \hline \ldots \mathrm{C} \\
\& \ldots \mathrm{CN}
\end{aligned}
\] \& \begin{tabular}{ll} 
A \& CY \\
AN \& CY
\end{tabular} \& Carry Carry Not \\
\hline \[
\begin{aligned}
\& \mathrm{O}=1 \\
\& \mathrm{O}=0
\end{aligned}
\] \& O \& \[
\begin{aligned}
\& \hline . . \mathrm{O} \\
\& \ldots \mathrm{ON} \\
\& \hline
\end{aligned}
\] \& \[
\begin{array}{ll}
\hline \mathrm{A} \& \mathrm{O} \\
\mathrm{AN} \& \mathrm{O} \\
\hline
\end{array}
\] \& Overflow Overflow Not \\
\hline \[
\begin{aligned}
\& Z=1 \\
\& Z=0
\end{aligned}
\] \& Z \& \[
\begin{aligned}
\& \ldots \mathrm{Z} \\
\& \ldots \mathrm{~N}
\end{aligned}
\] \& \[
\begin{array}{ll}
\hline \text { A } \& Z \\
\text { AN } \& Z \\
\hline
\end{array}
\] \& \begin{tabular}{l}
Zero \\
Not Zero
\end{tabular} \\
\hline \[
\begin{aligned}
\& \mathrm{N}=1 \\
\& \mathrm{~N}=0 \\
\& \hline
\end{aligned}
\] \& N \& \[
\begin{aligned}
\& \ldots \mathrm{M} \\
\& \ldots \mathrm{P}
\end{aligned}
\] \& \[
\begin{array}{ll}
\hline \mathrm{A} \& \mathrm{~N} \\
\mathrm{AN} \& \mathrm{~N} \\
\hline
\end{array}
\] \& Negative / Minus Positive \\
\hline AG=1

$A G=0$ \& NVZ \& ...$A G$

...$M Z$ \& \begin{tabular}{l}
AN Z <br>
AN O <br>
AN N <br>
O O <br>
A N <br>
) <br>
A Z <br>
O N <br>
AN O <br>
ON N <br>
A O

 \& 

Arithmetical greater <br>
Minus / Zero
\end{tabular} <br>

\hline LG=1 \& \& ...LG \& $$
\begin{array}{ll}
\hline \text { AN } & \mathrm{Z} \\
\text { AN } & \mathrm{CY} \\
\hline
\end{array}
$$ \& Logical greater <br>

\hline LG=0 \& CVZ \& ...CZ \& $$
\begin{array}{ll}
\hline \mathrm{A} & \mathrm{Z} \\
\mathrm{O} & \mathrm{CY} \\
\hline
\end{array}
$$ \& CarryZero <br>

\hline
\end{tabular}

### 9.3 Key to Abbreviations

| OPP | Operation / operator |
| :---: | :---: |
| OPA | Operand attribute |
| X | Bit (X may be omitted) |
| B | Byte |
| W | Word |
| SRC | Source operand |
| DEST | Destination operand |
| I | Input |
| II | Interface input |
| El | Extended input |
| 0 | Output |
| 10 | Interface output |
| EO | Extended output |
| M | Marker |
| T | Time (timer) |
| C | Counter |
| D | Data word (within data modules) |
| DF | Data field |
| OC | Onboard counter |
| S | System area |
| K | Constant |
| DM | Data module |
| DX | 2nd active data module |
| FC | Program module (function call) |
| SYM | Symbolic (max. 8 characters) |
| R.bit | Register bit, with R = A, B, C, D, and bit = 0 thru 15 |
| OPD[R] | Register indirect, with operand prefix |
| TI | Timed interrupt (time-controlled processing) |
| PI | Peripheral interrupt |
| RG | Program rung |
| A | Permitted operation at RG start |
| E | Operation concluding RG |
| AddrMode | Addressing mode |
| D | Direct |
| R | Register (A, B, C or D) |
| [R] | Register indirect, with operand prefix |
| Status bits / Spec | ial markers |
| V | Result RES |
| C | Carry |
| 0 | Overflow |
| Z | Zero |
| N | Negative |

### 9.4 Binary Links \& Parenthesized Instructions

| Control Instruction |  |  |  | RG <br> O\|I | Addr Mode D $\|R\| R\|R\|$ |  |  |  |  |  |  | Instr. Length | Proc. Time |  | Example | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPT | OPA | SRC | DEST |  |  |  |  | (Byte) | ( $\mu \mathrm{s}$ ) |  |  |  |
| U |  | I/O/M <br> T/C/SYM <br> R.bit <br> P <br> OPD[R] <br> CY,Z,N,O |  |  | - |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 4^{*} \\ \\ 10 \\ 10 \\ 4^{*} \end{gathered}$ | $\begin{gathered} \hline 0.3 \\ \\ \\ 11.0 \\ 8.3 \\ 0.3 \end{gathered}$ | $\begin{aligned} & \hline A \\ & A \\ & A \\ & A \\ & A \\ & A \\ & A \end{aligned}$ | $\begin{aligned} & \hline \hline 10.0 \\ & \text { TO } \\ & \text { A.O } \\ & \text { PO } \\ & \text { M[O] } \\ & \text { CY } \end{aligned}$ | AND link, query for status '1' <br> 4*: Length is valid for branch centre only; for start of branch, + 2 bytes. |
| UN |  | I/O/M T/C/SYM R.bit P OPD[R] CY,Z,N,O |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline 6^{*} \\ & \\ & 10 \\ & 10 \\ & 6^{*} \end{aligned}$ | $\begin{gathered} \hline 0.6 \\ \\ 11.0 \\ 8.3 \\ 0.6 \end{gathered}$ | AN AN AN AN AN AN | O0.0 Z0 B. 0 P1 M[A] $Z$ | AND link, query for status '0' <br> 6*: Length is valid for start of branch only; for branch centre, + 2 bytes |
| 0 |  | I/O/M <br> T/C/SYM <br> R.bit <br> P <br> OPD[R] <br> CY,Z,N,O |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 8 \\ \\ 10 \\ 10 \\ 8 \end{gathered}$ | $\begin{gathered} \hline 0.6 \\ \\ 11.0 \\ 8.3 \\ 0.6 \end{gathered}$ | 0 0 0 0 0 0 0 | M0.0 - SYMBOL C. 0 P10 M[A] N | OR link, query for status '1' |
| ON |  | I/O/M T/C/SYM RR.bit $P$ OPD[R] CY,Z,N,O |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 8 \\ \\ 10 \\ 10 \\ 8 \end{gathered}$ | $\begin{gathered} \hline 0.6 \\ \\ 11.0 \\ 8.3 \\ 0.6 \end{gathered}$ | ON $O N$ $O N$ $O N$ $O N$ $O N$ | $\begin{aligned} & \hline \text { M31.7 } \\ & \text {-name } \\ & \text { D.0 } \\ & \text { P1 } \\ & \text { M[A] } \\ & 0 \end{aligned}$ | OR link, query for status '0' |
| $=$ |  | O/M/SYM <br> P <br> R.bit <br> OPD[R] |  | - | $\stackrel{-}{\bullet}$ | - |  |  |  |  |  | $\begin{gathered} \hline \hline 8 \\ 10 \\ 8 \\ 10 \end{gathered}$ | $\begin{aligned} & \hline 0.6 \\ & 11 \\ & 0.6 \\ & 8.3 \end{aligned}$ | $\begin{aligned} & = \\ & = \\ & = \\ & = \\ & = \end{aligned}$ | $\begin{aligned} & \hline \hline 00.0 \\ & \mathrm{P} 0 \\ & 0.0 \\ & \mathrm{M}[\mathrm{~A}] \end{aligned}$ | Assign result when RES $=1$ |
| S |  | O/M/SYM P R.bit OPD[R] |  | $\stackrel{-}{\bullet}$ | $\stackrel{-}{\bullet}$ | - |  |  |  |  |  | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{array}{\|c\|} \hline 0.75 \\ 11.0 \\ 0.75 \\ 8.3 \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{S} \\ & \mathrm{~S} \\ & \mathrm{~S} \\ & \mathrm{~S} \end{aligned}$ | $\begin{aligned} & \hline 00.0 \\ & \text { P0 } \\ & 0.0 \\ & M[A] \end{aligned}$ | Set bit when RES = 1 |
| R |  | O/M/SYM P R.bit OPD[R] |  | $\stackrel{-}{\bullet}$ | $\bullet$ | - |  |  |  |  |  | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{gathered} \hline 0.75 \\ 11.0 \\ 0.75 \\ 8.3 \end{gathered}$ | $\begin{aligned} & \hline R \\ & R \\ & R \\ & R \\ & R \end{aligned}$ | $\begin{aligned} & \hline 00.0 \\ & P 0 \\ & 0.0 \\ & M[A] \end{aligned}$ | Reset bit when RES = 1 |
| $\left\lvert\, \begin{aligned} & ( \\ & \text { ) } \\ & \mathrm{O} \\ & \text { N } \end{aligned}\right.$ |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} 6 \\ 10 \\ 10 \\ 14 \end{gathered}$ | $\begin{aligned} & 0.45 \\ & 0.75 \\ & 0.75 \\ & 1.2 \end{aligned}$ | $\left\{\begin{array}{l} ( \\ ) \\ \mathrm{O} \\ \mathrm{~N} \end{array}\right.$ |  | Parentheses facilitate 7 -fold nesting <br> AND open parenthesis <br> close parenthesis <br> OR open parenthesis <br> Negation of contents enclosed in parenthe- <br> ses |

### 9.5 Time Programming

The ZE200 provides 128 time circuits, T0 through T127.
These can be utilized in the following modes:

- $\quad$ SP $\quad$ Start time as pulse
- SPE Start pulse extended
- SR Start time as raising delay
- SF $\quad$ Start time as falling delay
- SRE Start time as raising delay extended

Starting non-remanent times (SP, SPE, SR and SRE) require a positive transition of the time start condition to effect the timed start. The start will not occur however, if the start condition is equal to "1" already during the first addressing (1st PLC cycle) subsequent to a start or restart.

Remanent times cause the transition marker to be retained; i.e., whether or not a "1" in the first addressing (1st PLC cycle) after a start or restart will start the timer will depend on the start condition prior to the STOP and/or Power-Off.

The timers are decremented in the I/O state. This means that a timeout will be recognized only during the I/O state, and not during the program cycle!

Because during each I/O state, a timer is decremented by multiples of the defined time matrix, it is good practice to select a resolution that is as fine as possible.
$\Rightarrow \quad$ To effect a timed start, a positive transition and/or a negative transition for the falling delay of the time start condition is required.
$\Rightarrow$ A time start condition that is satisfied immediately upon Power-On does not qualify as a transition!

Time start condition 0 and 1 may be programmed in different modules or also in immediate succession.

Example:

| A | B | $-\log 0$ | ;Time start condition 0 |
| :--- | :--- | :--- | :--- |
| SR |  | A,T5 |  |
|  |  |  |  |
| A | B |  |  |
| SR log1 |  | ; Time start condition 1 |  |

### 9.5.1 Time Instructions

Time starts are activated only when the RES signal undergoes a transition from $0 \uparrow 1$. In advance of the time start, the time value is loaded into the register being used. Reset and stop functions of times are always RES signal-dependent. The time status for logical links is instructiondependent, and may be taken from the time diagrams.

| Control Instruction |  |  |  | $\begin{array}{\|l\|l\|} \hline \text { RG } \\ \hline 0 & 1 \\ \hline \end{array}$ | Addr Mode <br> D\|R|R| |  | $$ |  |  | $\begin{array}{\|l\|l} \text { Instr. } \\ \text { Length } \\ \text { (Byte) } \end{array}$ | $\begin{gathered} \text { Proc. } \\ \text { Time } \\ (\mu \mathrm{s}) \end{gathered}$ | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPT | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |
| SP |  | R | , $\mathrm{l}, \mathrm{T}$ SM | - | - |  |  |  |  | 8 | $\begin{aligned} & \hline 5.1^{11} \\ & 8.0^{2} \\ & \\ & 8.9^{1} \\ & 12.0^{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \overline{S P} \\ & S P \\ & S P \end{aligned}$ | A,T0 A,-Symbol A,PO |  |
| SPE |  | R | , $\mathrm{l}, \mathrm{T}$ SM | - | - |  |  |  |  | 8 | $\begin{aligned} & 5.1^{51} \\ & 8.0^{2} \\ & 8.91 \\ & 8.0^{2} \\ & 12.0^{2} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { SPE } \\ \text { SPE } \\ \text { SPE } \end{array}$ | A,TO A,-Symbol A,PO | $\begin{aligned} & \text { Start pulse extended } \\ & 1 \text { when RES = stable } \\ & { }^{2} \text { when RES }=\uparrow^{1}{ }^{1} \end{aligned}$ |
| SR |  | R | , $\mathrm{l}, \mathrm{T}$ SM | - |  |  |  |  |  | 8 | $\begin{aligned} & \hline 5.1^{1} \\ & 8.0^{2} \\ & \\ & 8.9^{1} \\ & 12.0^{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { SR } \\ & \text { SR } \\ & \text { SR } \end{aligned}$ | A, TO A,-Symbol A, PO | Start time as raising delay ${ }^{1}$ when RES $=$ stable ${ }^{2}{ }^{2}$ when RES $=0{ }^{1}{ }^{1}$ |
| SF |  | R | , $\mathrm{P}, \mathrm{T}$ SM | - |  |  |  |  |  | 8 | $\begin{aligned} & 5.1^{11} \\ & 8.0^{2} \\ & \\ & 8.9^{1} \\ & 12.0^{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{SF} \\ & \mathrm{SF} \\ & \mathrm{SF} \end{aligned}$ | A,TO <br> A,-Symbol <br> A,PO | $\begin{aligned} & \text { Start time as falling delay } \\ & \text { 'when RES }=\text { stable } \\ & { }^{2} \text { when RES }={ }^{\circ} \uparrow 1 \end{aligned}$ |
| SRE |  | R | , $\mathrm{l}, \mathrm{T}$ SM | - |  |  |  |  |  | 8 | $\begin{aligned} & 5.1^{1} \\ & 8.0^{2} \\ & \\ & 8.9^{1} \\ & 12.0 \\ & \hline \end{aligned}$ | SRE SRE SRE | A,TO A,-Symbol A, PO | $\begin{aligned} & \text { Start time as raising delay extended } \\ & \begin{array}{l} 1 \text { when RES }=\text { stable } \\ { }^{2} \text { when RES }=0 \uparrow 1 \end{array} \end{aligned}$ |
| RT |  |  |  | - |  |  |  |  |  | 10 | $\begin{aligned} & \hline 4.4^{1} \\ & 5.4^{2} \\ & \\ & 9.01 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & \hline R T \\ & \text { RT } \\ & \text { RT } \end{aligned}$ | $\begin{aligned} & \hline \text { T0 } \\ & \text {-Symbol } \\ & \text { P0 } \end{aligned}$ | $\begin{aligned} & \text { Reset time when RES = } 1 \\ & \\ & { }^{1} \text { when RES }=0 \\ & { }^{2} \text { when RES }=1 \end{aligned}$ |
| TH |  | $\begin{aligned} & T \\ & \hline \text { SYM } \end{aligned}$ |  |  |  |  |  |  |  | 10 | 4.8 8.5 | TH TH TH | $\begin{aligned} & \hline \text { T0 } \\ & \text {-Symbol } \end{aligned}$ P0 | Timer halt when RES $=1$, Time continues when RES $=1$ |

### 9.5.2 Time Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | R | R | W | W | W | W | W | W | W | W | W | W |
|  |  |  |  | Time matrix |  | Time value: 1-1023 |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0: 10 ms : |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 1 | 1: 100 ms Program entry of time constant: |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 1 | 0 | 2: 1 s |  | Kw.r |  | with time value w = 1-1023 |  |  |  |  |  |
|  |  |  |  | 1 | 1 | 3: 10 s |  |  | and time matrix $r=0-3$ |  |  |  |  |  |  |

Example: Timer T100 shall be started at 15 sec:

| L | W |
| :--- | :--- | :--- |
| A | t\#15s,A $; 15 \mathrm{~s}$ declaration in 1-sec time matrix of CL200 |
| SPE | -start |

Same function with higher matrix resolution, i.e., higher accuracy:

```
L W t#1500ms,A ;15s declaration in loo-ms time matrix of CL200
A -start
SPE A,T100
```

Timed start with the assistance of the PG time matrix:


Same function with higher matrix resolution, i.e., higher accuracy:

```
L W t#150.1,A ;15s declaration in loo-ms time matrix of PG
A B -start
SPE A,T100
```


### 9.5.3 Time Diagrams



## SPE - Start pulse extended

Start condition


Reset condition
Time status $\qquad$ $\leftarrow \mathrm{t} \rightarrow \square \sqrt{\leftarrow \mathrm{t} \rightarrow}$ $\qquad$ $<\mathrm{t}$ $\qquad$

## SR - Start time as raising delay

Start condition


Reset condition


Time status $\qquad$

SF - Start time as falling delay
Start condition


Reset condition


Time status


SRE - Start time as raising delay extended
Start condition


Reset condition


Time status


### 9.6 Counter Instructions

### 9.6.1 Software Counter

Timer resets and changes of direction of count (up/down) are activated only when the RES signal undergoes a transition from ${ }_{0} \uparrow^{1}$.

In advance of the reset, the required counter content is loaded into the register being used.
Counter reset functions are statically RES signal-dependent.
The counter status for logical links depends on the counter content. For counter contents $>0$, the status is $=1(\mathrm{HIGH})$; counter content $=0$ will have status $=0(\mathrm{LOW})$.

Counter range: 0-8191

| Control Instruction |  |  |  |  | $\begin{array}{l\|l} \text { RG } \\ 0 & 1 \\ \hline \end{array}$ |  |  |  |  |  |  | $\left.\begin{gathered} \text { Instr. } \\ \text { Length } \\ \text { (Byte) } \end{gathered} \right\rvert\,$ | Proc.Time( $\mu \mathrm{s}$ ) | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPT | OPA |  | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |
| SC |  | R |  | , Z ${ }_{\text {, }}$ | - |  |  |  |  |  |  | 8 | $\begin{aligned} & 4.3^{1} \\ & 6.2^{2} \\ & 81^{1} \\ & 9.0^{2} \\ & 9 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{sc} \\ & \mathrm{sc} \\ & \mathrm{sc} \end{aligned}$ | A,ZO A,-Symbol A,PO | Set counter1 when RES $=$ stable <br> 2 <br>  <br> when RES$=\uparrow \uparrow 1$ |
| Cu |  | P ${ }_{\text {C }} \mathrm{SYM}$ |  |  | - |  |  |  |  |  |  | 10 | $\begin{aligned} & 5.3^{1} \\ & 6.3^{2} \\ & \\ & 9.2^{1} \\ & 10.2 \end{aligned}$ | CU $C U$ $C U$ | ZO -Symbol <br> P0 | Count upward $\left.\begin{array}{l}1 \\ \\ \\ \\ \\ \\ \\ \text { when Ren RES }=\text { staple }\end{array}\right)$ |
| CD |  | PCYM <br> P |  |  | - |  | - |  |  |  |  | 10 | $\begin{gathered} 5.3^{1} \\ \hline .3^{2} \\ 6.2^{1} \\ 9.2 \\ 10.2 \\ \hline \end{gathered}$ | CD $C D$ $C D$ | Z0 -Symbol PO | $\begin{aligned} & \text { Count downward } \\ & { }^{1} \text { when RES }=\text { stable } \\ & 2^{2} \text { when RES }=0 \uparrow 1 \end{aligned}$ |
| RC |  | P ${ }_{\text {C }} \mathrm{SYM}$ |  |  |  |  |  |  |  |  |  | 10 | $\begin{aligned} & 10.20^{11} \\ & 6.0^{2} \\ & 7.8^{1} \\ & 9.8 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline R C \\ R C \\ R C \\ R C \end{array}$ | $\begin{aligned} & \hline \text { Z0 } \\ & \text {-Symbol } \\ & \text { P0 } \end{aligned}$ | when RES $=1$, reset counter ${ }^{1}$ when RES $=0$ ${ }^{2}$ when RES $=1$ |

### 9.6.2 High-speed Counter (onboard counter)

| Control Instruction |  |  |  |  | $\begin{aligned} & \text { RG } \\ & 0 \end{aligned}$ |  | Addr  <br> Mode  <br>  $D$ <br>  $R$$\|[R]\|$ |  | InfluencesFLAG$\mathrm{V} \mid \mathrm{CY}$ $\mathrm{O}\|\mathrm{N}\| \mathrm{Z}$ |  |  |  | Instr. <br> Length <br> (Byte) |  | Proc. <br> Time <br> ( $\mu \mathrm{s}$ ) |  | Example | Comment |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPT |  |  | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Cs | OC |  |  |  |  | - |  |  |  |  |  |  | $6$ |  | $7.5$ |  | Oc0 | Onboard counter Stop when RES $=1$ |  |

### 9.7 Digital Links

| Control Instruction |  |  |  | RG <br> O\|I | Addr Mode D $\|R\|[R]$ |  | Influences FLAG |  |  |  | Instr. <br> Length <br> (Byte) | Proc. Time <br> ( $\mu \mathrm{s}$ ) | Example |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPT | OPE | Q-OPD | Z-OPD |  |  |  | V \| CY | 0 | N | Z |  |  |  |  |  |  |
| A | $\begin{aligned} & \hline \hline W, B \\ & W, B \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~K} \end{aligned}$ | , R |  |  | $\bullet$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\overline{0} \begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | $\bullet$ | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | $\begin{gathered} \hline 0.45 \\ 0.6 \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \hline \text { W } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \hline \hline \mathrm{A}, \mathrm{~B} \\ & 10, \mathrm{~A} \end{aligned}$ | Digital AND link between source and destination. The result is written to destination. |
| AN | $\begin{aligned} & \hline W, B \\ & W, B \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~K} \end{aligned}$ | , R |  |  | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \end{array}$ |  | - | $\begin{gathered} \hline 8 \\ 10 \end{gathered}$ | $\begin{gathered} \hline 0.6 \\ 0.75 \end{gathered}$ | $\begin{aligned} & \mathrm{AN} \\ & \mathrm{AN} \end{aligned}$ | $\begin{aligned} & \hline \text { W } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A}, \mathrm{~B} \\ & 10, \mathrm{~A} \end{aligned}$ | Digital AND NOT link between source and destination. The result is written to destination. |
| 0 | $\begin{aligned} & \hline W, B \\ & W, B \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~K} \end{aligned}$ | , R |  |  | $\bullet$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \end{array}$ |  | - | $\begin{aligned} & \hline 6 \\ & 8 \end{aligned}$ | $\begin{gathered} \hline 0.45 \\ 0.6 \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { W } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A}, \mathrm{~B} \\ & 10, \mathrm{~A} \end{aligned}$ | Digital OR link between source and destination. The result is written to destination. |
| ON | $\begin{aligned} & \hline W, B \\ & W, B \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~K} \end{aligned}$ | , R |  | - | $\bullet$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \end{array}$ |  | - | $\begin{gathered} \hline 8 \\ 10 \end{gathered}$ | $\begin{gathered} 0.6 \\ 0.75 \end{gathered}$ | $\begin{aligned} & \mathrm{ON} \\ & \mathrm{ON} \end{aligned}$ | $\begin{aligned} & \hline \text { W } \\ & B \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A}, \mathrm{~B} \\ & 10, \mathrm{~A} \end{aligned}$ | Digital OR NOT link between source and destination. The result is written to destination. |
| XO | $\begin{aligned} & \hline W, B \\ & W, B \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~K} \end{aligned}$ | , R |  | - | $\bullet$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \end{array}$ |  | $\bullet$ | $\begin{aligned} & \hline 6 \\ & 8 \end{aligned}$ | $\begin{gathered} \hline 0.45 \\ 0.6 \end{gathered}$ | $\begin{aligned} & \mathrm{xO} \\ & \mathrm{xO} \end{aligned}$ | $\begin{aligned} & \hline \text { W } \\ & B \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A}, \mathrm{~B} \\ & 10, \mathrm{~A} \end{aligned}$ | EXCLUSIVE OR link between source and destinationl. The result is written to destination. |
| XON | $\begin{aligned} & \hline W, B \\ & W, B \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~K} \end{aligned}$ | , R |  | - |  | 0 | $\begin{array}{\|l\|} \hline 0 \\ 0 \end{array}$ |  | $\bullet$ | $\begin{gathered} \hline 8 \\ 10 \end{gathered}$ | $\begin{gathered} 0.6 \\ 0.75 \end{gathered}$ | $\begin{aligned} & \mathrm{XON} \\ & \mathrm{XON} \end{aligned}$ | $\begin{aligned} & \hline \text { W } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \hline A, B \\ & 10, A \end{aligned}$ | EXCLUSIVE OR NOT link between source and destinationl. The result is written to destination. |

### 9.8 Swap Instruction

| Control Instruction |  |  |  | RG <br> O 1 | Addr Mode <br> $\mathrm{D}\|\mathrm{R}\| \mathbb{R} \mid$ |  |  |  |  | $\begin{array}{\|l\|l} \text { Instr. } \\ \text { Length } \\ \text { (Byyte) } \end{array}$ | Proc. <br> Time <br> ( s ) | Example |  |  | Comment |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SWAP | W |  |  |  |  | - |  |  |  | 4 | 0.3 | SWAP | W | A |  | yte swap in registers High-Byte $\leftrightarrow$ ow-Byte |

### 9.9 Compare Instruction

The CPLA (Compare Logical and Arithmetical) instruction is available for Compare operations. As the name implies, the instruction facilitates both logical and arithmetical compare operations.

The logical compare operation regards the bytes and/or words to be compared as unsigned integers, i.e., as "unsigned 8" or "unsigned 16".

The arithmetical compare operation regards the bytes and/or words to be compared as signed integers, i.e., as "integer 8 " or "integer 16 ".

Subsequent to a Compare operation, the flags provide information about the Compare result.


Binary result evaluation of compare results occurs by means of jump functions dependent upon status bits, and/or through status bit query.

Examples:

| Compare Destination (A) w/ Source (B) |  | CPLA |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Logical |  |  | Arithmetical |  |  |
| CPLA | B,A | Flag | Stat | us bit | Flag | Status | us bit |
| Equal | $A=B$ | JPZ | A | Z | JPZ | A | Z |
| Unequal | $A \neq B$ | JPN |  | z | JPN | AN | z |
| Less than | A<B | JPCY | A | CY | JPM | $\begin{array}{\|l} \text { AN } \\ \text { A } \\ \text { O } \\ \text { AN } \end{array}$ | $\begin{aligned} & \mathrm{N} \\ & \mathbf{O} \\ & \mathbf{N} \\ & \mathbf{O} \end{aligned}$ |
| Less than or equal | $A \leq B$ | JPCZ |  | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{CY} \end{aligned}$ | JPMZ | A O AN ON A | $\begin{aligned} & z \\ & \mathrm{~N} \\ & \mathrm{O} \\ & \mathrm{~N} \\ & \mathrm{O} \end{aligned}$ |
| Greater | $A>B$ | JPLG | AN | ${ }_{7}^{\mathrm{CY}}$ | JPAG | AN ( AN AN O A ) | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{o} \\ & \mathrm{~N} \\ & \mathrm{O} \\ & \mathrm{~N} \end{aligned}$ |
| Greater than or equal | $A \geq B$ | JPCN | AN | CY | JPP | AN <br> AN <br> O <br> A | N O N O |

### 9.10 Load Instructions



* instruction lengths and processing times

|  | direct |  |  |  | indirect |  |  |  | as parameter |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | W |  | BY |  | W |  | BY |  | W |  | BY |  |
| SRC | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ |
| K | 4 | 0.3 | 4 | 0.3 |  |  |  |  | 8 | 8.8 | 8 | 8.8 |
| R | 2 | 0.15 | 2 | 0.15 |  |  |  |  |  |  |  |  |
| I, O,M | 4 | 0.3 | 4 | 0.3 | 8 | 0.6 | 8 | 0.6 | 8 | 9.0 | 8 | 9.0 |
| T | 8 | 3.8 | 8 | 3.8 | 6 | 3.7 | 6 | 3.7 | 8 | 11.6 | 8 | 11.6 |
| C | 4 | 0.3 | 4 | 0.3 | 12 | 0.8 | 12 | 0.8 | 8 | 9.0 | 8 | 9.6 |
| S | 4 | 0.3 | 4 | 0.3 | 8 | 0.6 | 8 | 0.6 | 8 | 9.0 | 8 | 9.6 |
| DF | 4 | 0.3 | 4 | 0.3 | 8 | 0.6 | 8 | 0.6 | 8 | 9.0 | 8 | 9.6 |
| D, Dx | 8 | 5.0 | 8 | 4.7 | 6 | 4.8 | 6 | 4.5 | 8 | 12.9 | 8 | 11.6 |
| II | 8 | 51.6 | 8 | 34.8 | 6 | 50.1 | 6 | 35.9 | 8 | 52.9 | 8 | 42.5 |
| El | 8 | 51.6 | 8 | 34.8 | 6 | 50.1 | 6 | 35.9 | 8 | 52.9 | 8 | 42.5 |

### 9.11 Transfer Instructions



* Instruction lengths and processing times

|  | direct |  |  |  | indirect |  |  |  | as parameter |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | W |  | BY |  | W |  | BY |  | W |  | BY |  |
| SRC | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ | Byte | $\mu \mathrm{s}$ |
| R | 4 | 0.3 |  |  |  |  |  |  |  |  |  |  |
| O, M, S, | 4 | 0.3 | 8 | 0.6 | 8 | 0.6 | 8 | 0.6 | 8 | 9.0 | 8 | 9.6 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| D, Dx IO, EO | 8 | 5.9 49.4 | 8 8 | 5.8 33.3 | 6 | 5.5 46.1 | 6 | 4.5 30.0 | 8 | 13.3 52.2 | 8 8 | 13.2 39.0 |

### 9.12 Convert Instructions

| Control Instruction |  |  |  | $\begin{aligned} & \text { RG } \\ & \hline 0 \mid 1 \end{aligned}$ | Addr Mode |  |  | Influences FLAG |  |  |  | Instr. Length | Proc. <br> Time |  |  | ample | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  | D | R ${ }^{\text {[ }}$ | [R] | $\mathrm{V}\|\mathrm{CY}\|$ | 0 | N | Z | (Byte) | $(\mu \mathrm{s})$ |  |  |  |  |
| BID | W,BY | R |  |  |  | $\bullet$ |  | 0 | - | 0 | - | 10 | $\begin{gathered} \hline 17.8 \\ 8.9 \end{gathered}$ | $\overline{\overline{\mathrm{BID}}}$ | $\begin{aligned} & \hline \hline \text { W } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \hline \hline \mathrm{A} \\ & \mathrm{~B} \end{aligned}$ | Binary $\rightarrow B C D$ (decimal) <br> Result > 9999 sets the overflow bit. |
| DEB | W,BY | R |  |  |  | - |  | 0 | - | 0 | - | 10 | $\begin{aligned} & \hline 16.7 \\ & 10.3 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { DEB } \\ \text { DEB } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { W } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \hline \text { C } \\ & \text { D } \end{aligned}$ | BCD (decimal) $\rightarrow$ binary Incorrect $B C D$ encoding sets the overflow bit. |
| TC | W,BY | R |  |  |  | - |  | - | - | - | - | 6 | 0.45 | $\begin{array}{\|l\|} \hline \mathrm{TC} \\ \mathrm{TC} \\ \hline \end{array}$ | $\begin{aligned} & \hline W \\ & \mathrm{~B} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{~B} \\ & \hline \end{aligned}$ | Converts the register contents to the two's complement. |
| N | W,BY | R |  |  |  | - |  | 0 | - | 0 | - | 8 | 0.6 | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \\ & \hline \end{aligned}$ | W | $\begin{aligned} & \hline C \\ & D \\ & \hline \end{aligned}$ | Negates the register contents (one's complement). |

## Representing of positive and negative numbers

A negative number corresponds to the two's complement of the positive number.

Example: 0110 positive integer 6
1001 Negation and/or one's complement
$+\quad 1$
1010 two's complement $=$ negative integer 6
In the case of word operations, the differentiation between positive and negative integers is determined by Bit 15. In the case of byte operations, this is Bit 7 .

Word: Bit $15=0$
Byte: Bit $7=0$ positive integer
Bit $15=1$
Bit $7=1$ negative integer

## Integer value range

$\begin{array}{lrr}\text { Positive integers } & \text { Word: 0-32767 } & \text { Byte: 0-127 } \\ \text { Negative integers } & 0-32768 & 0-128\end{array}$


### 9.13 Increment / Decrement Instructions

Increment / decrement the source operand (SRC_OPD, 1 to 7 in number):

- by the number $\mathbf{n}$
- when $\mathrm{n}=0$ and when [C], by the number stored in C (max. 7).

| Control Instruction |  |  |  | $\begin{array}{l\|l} \text { RG } \\ \hline 0 & 1 \\ \hline \end{array}$ | Addr Mode |  | Influences FLAG |  |  |  | Instr. <br> Length <br> (Byte) | Proc. <br> Time <br> ( $\mu \mathrm{s}$ ) | Example |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  | D | R ${ }^{[R]}$ | $\mathrm{V} \mid \mathrm{CY}{ }^{\text {a }}$ | 0 | N | Z |  |  |  |  |  |  |
| INC | W,BY | R | $\begin{array}{cc}\text {, } & \mathrm{n} \\ \text {, } & 0 \\ \text { [C] }\end{array}$ |  | - | - | $\bullet \cdot$ | - | $\bullet$ | $\bullet$ | 6 10 10 | $\begin{aligned} & 0.45 \\ & 0.75 \\ & 0.75 \end{aligned}$ | $\begin{aligned} & \mathrm{INC} \\ & \text { INC } \\ & \text { INC } \end{aligned}$ | BY W W | $\begin{aligned} & \hline \mathrm{A}, 5 \\ & \mathrm{~B}, \mathrm{O} \\ & \mathrm{~B},[\mathrm{C}] \end{aligned}$ | Raise (increment) the contents of the SRC_OPD. |
| DEC | W,BY | R | $\begin{array}{cc} & \mathrm{n} \\ , & 0 \\ , & {[\mathrm{C}]}\end{array}$ |  | - | - | $\bullet \cdot{ }_{-}^{\bullet}$ | $\bullet$ | $\bullet$ | $\bullet$ | 6 10 10 | $\begin{aligned} & 0.45 \\ & 0.75 \\ & 0.75 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{DEC} \\ \mathrm{DEC} \\ \mathrm{DEC} \end{array}$ | BY W W | $\begin{aligned} & \hline \mathrm{A}, 5 \\ & \mathrm{~B}, \mathrm{O} \\ & \mathrm{~B},[\mathrm{C}] \end{aligned}$ | Lower (decrement) the contents of the SRC_OPD. |

### 9.14 Stack Instructions

$\Rightarrow \quad$ The available stack size comprises 128 words. In the event of underflow, bit S28.4 in the system area is set; overflow sets system area bit S28.5. The I/O state resets/deletes the entire application stack.

| Control Instruction |  |  |  | RG <br> $0 \mid 1$ | Addr Mode $\mathrm{D}\|\mathrm{R}\|{ }^{\mathrm{R}}$ | $$ |  | $\begin{array}{\|l\|l\|l\|} \text { Instr. } \\ \text { Length } \\ \text { (Byte) } \end{array}$ | $\begin{array}{\|l\|l} \hline \text { Proc. } \\ \text { Time } \\ (\mu \mathrm{s}) \end{array}$ | Example |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |
| PUSH | W | R |  |  | - |  |  | 4 | 4.0 | PUSH | W | A | Saves the register contents to application stack, and lowers the stack address. |
| POP | W | R |  |  | $\bullet$ |  |  | 4 | 4.0 | POP | W | B | Raises the application stack address and reads the saved contents from the stack. |

### 9.15 No-operation Instructions \& CARRY Manipulations

| Control Instruction |  |  |  | $\begin{array}{l\|l} \text { RG } \\ 0 & 1 \end{array}$ | Addr Mode $\mathrm{D}\|\mathrm{R}\| \mathbb{R}]$ |  |  |  |  | Instr. | $\begin{aligned} & \text { Proc. } \\ & \text { Time } \end{aligned}$ |  | Example | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  | (Byte) | ( $\mu \mathrm{s}$ ) |  |  |  |
| NOPO |  |  |  |  |  |  |  |  |  |  |  |  | $2$ | 0.15 0.15 | NOP |  | No-operation with zeroes in the buffer ocation. <br> No-operation with ones in the buffer location. |
| $\begin{aligned} & \text { SCY } \\ & \text { RCY } \end{aligned}$ |  |  |  |  |  |  | $\bullet$ |  |  | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.15 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{SCY} \\ & \mathrm{RCY} \end{aligned}$ |  | Set CARRY bit absolutely to 1. Set CARRY bit absolutely to 0 . |

### 9.16 Shift Instructions

Shift the contents of the source operand (SRC_OPD)

## - by the number $\mathbf{n}$

- when $\mathrm{n}=0$, and when [C], by the number stored in $\mathbf{C}$
- when OPA = W n: 1-15
- when OPA = BY n: 1-7

| Control Instruction |  |  |  | RG <br> O\| 1 | Addr Mode$\begin{array}{l\|l\|l\|} \mathrm{D} & \mathrm{R}] \\ \hline \end{array}$ |  |  |  |  | Instr. Length (Byte) |  | Proc. Time <br> ( $\mu \mathrm{s}$ ) | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |
| SLR | W,BY | R | $\begin{array}{cc}\text {, } & n \\ \text {, } \\ \text { [ } \\ \text { [ }]\end{array}$ |  | - | - | $\stackrel{\bullet}{\bullet}$ |  | 0  <br> 0  <br> 0  | $\stackrel{\bullet}{\bullet}$ | 6 10 10 | $0.45{ }^{1 /}$ | $\begin{array}{\|l\|} \hline \text { SLR } \\ \text { SLR } \end{array}$ | $\begin{array}{ll} \hline W & A, 7 \\ B Y & B,[C] \end{array}$ | SHIFT logical RIGHT <br> ${ }^{1)}$ applies to $\mathrm{W}, \mathrm{BY}+0.3 \mu \mathrm{~s}$ |
| SLL | W,BY | R | $\begin{array}{cc}\text {, } & n \\ , & 0 \\ , & {[C]}\end{array}$ |  | $\bullet$ | - | $\stackrel{\bullet}{\bullet}$ |  | 0  <br> 0  <br> 0  <br> 0  | - | 6 12 12 | 0.451) | $\begin{aligned} & \hline \text { SLL } \\ & S L L \end{aligned}$ | $\begin{array}{ll} \hline W & A, 7 \\ B Y & B,[C] \end{array}$ | SHIFT logical LEFT <br> ${ }^{1)}$ applies to $\mathrm{W}, \mathrm{BY}+0.45 \mu \mathrm{~s}$ |
| SAR | W, BY | R | ,n <br> , <br> , <br> [ $]$ |  | - | - | 0 | - | $\bullet \cdot$ | $\stackrel{\bullet}{\bullet}$ | 6 <br> 10 <br> 10 | 0.451) | $\begin{array}{\|l\|} \hline \text { SAR } \\ \text { SAR } \end{array}$ | $\begin{array}{ll} \hline W & A, 7 \\ B Y & B,[C] \end{array}$ | SHIFT arithmetical RIGHT ${ }^{\text {1) }}$ applies to $\mathrm{W}, \mathrm{BY}+0.3 \mu \mathrm{~s}$ |

Logical SHIFT
SLR
B, n
SLL
B, $n$


Arithmetical SHIFT
(All bits being vacated are filled up with the contents of the MSB)
SAR
B, $n$
In the case of shift operations exceeding one space, the overflow bit is set after a "1" was shifted through Cy.

### 9.17 Rotate Instructions

Shift the contents of the source operand:

- by the number $\mathbf{n}$
- when $\mathrm{n}=0$, and when [C], by the number stored in C when OPA = W n: 1-15
- when OPA = BY n: 1-7

| Control Instruction |  |  |  | RG <br> $0 \mid 1$ | Addr Mode D $\|$ $R$ |  |  |  | Instr. Length (Byte) | Proc. Time ( $\mu \mathrm{s}$ ) | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |
| ROR | W,BY | R | $\begin{array}{cc}\text {, } & n \\ , & 0 \\ , & {[C]}\end{array}$ |  | - | - |  | - $\bullet \bullet$ | 6 <br> 12 <br> 12 | 0.451) | ROR ROR ROR | BY A, <br> W A,0 <br> W $B,[C]$ | Rotate RIGHT <br> ${ }^{1)}$ applies to $\mathrm{W}, \mathrm{BY}+0.45 \mu \mathrm{~s}$ |
| ROL | W,BY | R | $\begin{array}{cc}\text {, } & n \\ , & 0 \\ , & {[C]}\end{array}$ |  | - | - |  | $\bullet \cdot \stackrel{\bullet}{\bullet} \cdot \stackrel{+}{\bullet}$ | 6 12 12 12 | 0.451) | $\begin{array}{\|l} \hline \mathrm{ROL} \\ \mathrm{ROL} \\ \mathrm{ROL} \\ \hline \end{array}$ | $\begin{array}{ll} \hline \text { BY } & \text { A, } \\ \mathrm{W} & \mathrm{~A}, 0 \\ \mathrm{~W} & \mathrm{~B},[\mathrm{C}] \end{array}$ | Rotate LEFT <br> ${ }^{1)}$ applies to $\mathrm{W}, \mathrm{BY}+0.45 \mu \mathrm{~s}$ |
| RCR | W,BY | R | $\begin{array}{cc} \\ , & n \\ & 0 \\ & {[C]}\end{array}$ |  | - | - |  | $\bullet \bullet-1$ | 8 | 4.351) | $\begin{aligned} & \hline \text { RCR } \\ & \text { RCR } \\ & \text { RCR } \end{aligned}$ | $\begin{array}{ll} \hline \text { BY } & \text { A,7 } \\ \text { W } & A, 0 \\ W & B,[C] \end{array}$ | Rotate RIGHT through CARRY <br> ${ }^{1)}$ applies to $\mathrm{W}, \mathrm{BY}+0.3 \mu \mathrm{~s}$ |
| RCL | W,BY | R | $\begin{array}{cc} & \\ , & n \\ , & 0 \\ , & {[C]}\end{array}$ |  | $\bullet$ | - | $\bullet \bullet$ $\bullet$ <br> $\bullet \bullet$ $\bullet$ <br> $\bullet$ $\bullet$ |  | 8 | 4.8) | $\begin{aligned} & \mathrm{RCL} \\ & \mathrm{RCL} \\ & \mathrm{RCL} \end{aligned}$ | $\begin{array}{ll} \hline \text { BY } & \text { A,7 } \\ \text { W } & A, 0 \\ W & B,[C] \end{array}$ | Rotate LEFT through CARRY <br> ${ }^{1)}$ applies to $\mathrm{W}, \mathrm{BY}+0.6 \mu \mathrm{~s}$ |

## Rotate RIGHT

ROR
B, $n$


## Rotate LEFT

ROL
$B, \mathrm{n}$


## Rotate RIGHT through CARRY

$$
\text { RCR } \quad B, n
$$



## Rotate LEFT through CARRY

```
RCL
B, \(n\)
```



With Rotate instructions by more than one digit, the following occurs

- The overflow bit is set when a "1" has passed through Cy.
- The negative bit is set, when the MSB contains a "1".

MSB: Bit 7 when OPA $=\mathrm{BY}$
Bit 15 when $\mathrm{OPA}=\mathrm{W}$

### 9.18 Arithmetic

### 9.18.1 Add Instructions

| Control Instruction |  |  |  | RG <br> $0 \mid 1$ | Addr Mode D $\|R\|[R]$ |  |  |  |  |  |  | Instr. Length | Proc. Time |  | Example | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  | Z | (Byte) | ( $\mu \mathrm{s}$ ) |  |  |  |
| ADD | W,BY | $\overline{\overline{\mathrm{K}}}$ | , R |  | - | - |  |  |  |  |  |  | $\bullet$ | - | - | $\begin{aligned} & \hline 8^{1)} \\ & 6^{2)} \end{aligned}$ | $\begin{gathered} \hline 0.6 \\ 0.45 \end{gathered}$ | $\overline{\left\lvert\, \begin{array}{l} \text { ADD } \\ \text { ADD } \end{array}\right.}$ | W $255, B$ <br> $B Y$ $B, C$ | Fixed-point addition of signed integers Source + destination = DEST <br> 1) applies to constant <br> ${ }^{2}$ ) applies to register |
| ADC | W, BY | $\begin{aligned} & \mathrm{K} \\ & \mathrm{R} \end{aligned}$ | , R |  | $\bullet$ | - |  |  | $\bullet$ | $\bullet$ | - | $\begin{aligned} & 12^{1)} \\ & 10^{2)} \end{aligned}$ | $\begin{gathered} \hline 0.9 \\ 0.75 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{ADC} \\ & \mathrm{ADC} \end{aligned}$ | W $255, B$ <br> $B Y$ $B, C$ | Fixed-point addition of signed integers with consideration of CARRY. <br> Source + destination $+\mathrm{Cy}=$ DEST <br> ${ }^{1)}$ applies to constant <br> ${ }^{2)}$ applies to register |

Byte or Word addition
ADD B/W B, A


ADC B/W C, A


Double-word addition: value $1+$ value 2
Value 1: LOW word in B, HIGH word in A
Value 2: LOW word in D, HIGH word in C
LOW word
ADD W D, B


HIGH word
ADC W C, A


### 9.18.2 Subtract Instructions

| Control Instruction |  |  |  | RG <br> $0 \mid 1$ | Addr Mode |  | Influences <br> FLAG <br>  <br> $V$$\|C Y\| l\|l\| l\|l\|$    |  |  |  |  | Instr. Length | Proc. Time |  | Example | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  | (Byte) | ( $\mu \mathrm{s}$ ) |  |  |  |
| SUB | W,BY | $\overline{\bar{K}}$ | , R |  | $\bullet$ | - |  |  |  |  |  |  | $\bullet \cdot$ |  | $\bullet$ | $\bullet$ | $\begin{aligned} & \hline \hline 8 \\ & 6 \end{aligned}$ | $\begin{gathered} \hline 0.6^{1)} \\ 0.45^{2)} \end{gathered}$ | $\overline{\text { SUB }} \begin{aligned} & \text { SUB } \end{aligned}$ | W $255, B$ <br> $B Y$ $B, C$ | ```Fixed-point subtraction of signed integers. Destination - source = DEST \({ }^{11}\) ) applies to constant \({ }^{2)}\) applies to register``` |
| SBB | W,BY | $\begin{aligned} & \mathrm{K} \\ & \mathrm{R} \end{aligned}$ | , R |  | - | - |  |  | $\bullet$ | $\bullet$ | - | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{array}{\|c\|} \hline 0.9^{11} \\ \left.0.75^{2}\right) \end{array}$ | $\begin{array}{\|l} \hline \text { SBB } \\ \text { SBB } \end{array}$ | $\begin{array}{ll} \hline W & 255, B \\ B Y & B, C \end{array}$ | ```Fixed-point subtraction of signed integers with consideration of negative CARRY. (- Carry = Borrow) Destination - source - Cy = DEST \({ }^{1)}\) ) applies to constant \({ }^{2}\) ) applies to register``` |

Byte or Word subtraction
Bit 7 when OPA $=B Y$
Bit 15 when OPA $=W$
MSB Bit 15 when OPA $=\mathrm{W}$

SUB OPA B, A

|  | 0 |
| :--- | :--- |
| Sg | A |
|  | - |
| Sg | B |
|  |  |
| Sg | A |

SBB OPA C, A


|  | $=$ |
| :--- | :--- |
| Sg | A |

## Double-word subtraction: value 1 - value 2

Value 1: LOW word in B, HIGH word in A
Value 2: LOW word in D, HIGH word in C


### 9.18.3 Multiply Instructions

| Control Instruction |  |  |  | $\begin{aligned} & \text { RG } \\ & 0 \end{aligned}$ | Addr Mode <br> $\mathrm{D}\|\mathrm{R}\| \mathbb{R} \mid$ |  |  |  |  |  | $\begin{gathered} \begin{array}{c} \text { Instr. } \\ \text { Length } \\ \text { (Byte) } \end{array} \end{gathered}$ | Proc. <br> Time <br> ( $\mu \mathrm{s}$ ) | Example |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MUL | W,BY | $\overline{\overline{\mathrm{K}}}$ | R |  | $\bullet$ | - |  | 0  <br> 0 0 <br> 0  | ${ }_{0}{ }^{\circ}$ | $\bullet \bullet \cdot$ | $\begin{aligned} & \hline 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \hline \hline 5.3^{1)} \\ & 5.0^{11} \end{aligned}$ | $\overline{\left\lvert\, \begin{array}{l} \text { MUL } \\ \text { MUL } \end{array}\right.}$ |  | $\begin{aligned} & \hline 100, \mathrm{~A} \\ & \mathrm{~B}, \mathrm{~A} \end{aligned}$ | ```Fixed-point multiplication of signed integers. Byte instruction: SRC BY x DEST BY = DEST W Word instruction: SRC \(W \times\) DEST \(W=\) DEST \(W\) and DEST W +1. () applies to BY; if W = + 1.0 us``` |

The product of all Multiply operations occupies twice the width of the starting operands.

## Byte multiplication

MUL B B, A


## Word multiplication

MUL W B, A


### 9.18.4 Divide Instructions

| Control Instruction |  |  |  | RG$0 \mid 1$ | Addr Mode$\mathrm{D}\|\mathrm{R}\| ⿸ \mathbb{R}]$ |  |  |  |  |  | Instr. Length (Byte) | Proc. <br> Time <br> ( $\mu \mathrm{s}$ ) | Example |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIV | W, B | K | , R |  | - | - | 0 | $\bullet$ | $\bullet$ |  | 10 10 | 7.11) | $\overline{\mathrm{DIV}}$ | B | $\begin{aligned} & \hline 100, \mathrm{~A} \\ & \mathrm{~B}, \mathrm{~A} \end{aligned}$ | Fixed-point division of signed integers. Byte instruction: <br> DEST W : SRC BY = DEST W (RES remainder.) <br> Word instruction: <br> DEST DW : SRC W <br> = DEST W and DEST W+1 <br> RES remainder <br> 1) applies to W ; if $\mathrm{BY}=+0.4 \mu \mathrm{~s}$ |

The dividend of all Divide operations occupies twice the width of the divisor.

Note: To simplify command entry, the instruction
L DW KhhhhllllH, A may be used.
Byte division


Word division

$\Rightarrow \quad$ In the case of a Divide operation by 0 , the Divide instruction will not be carried out, and the overflow bit will be set. The overflow bit will also be set if the result is $\mathbf{>} 64 \mathrm{k}$.

## Example:

| L | W |
| :--- | :--- |
| L | DW |
| DIV | W |

K2,C
K20000H,A
C,A ; O bit set

When overflow $=1$, the status of the $N$ bit is not defined.

### 9.19 Parameter Assignments

| Control Instruction |  |  |  | $\begin{aligned} & \text { RG } \\ & 0 \end{aligned}$ | Addr Mode <br> D $\|R\|$R |  | Influences <br> FLAG <br> $V\|C Y\| O\|N\| Z$ |  |  | Instr. <br> Length <br> (Byte) | $\left\|\begin{array}{c} \text { Proc. } \\ \text { Time } \\ (\mu \mathrm{s}) \end{array}\right\|$ | Example |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |
| Pn |  | IOIMT/TC/K <br> $1 / 1 / 1 / E / / / E O$ <br> S/SYM <br> D/DXIDF |  |  | $\stackrel{-}{\bullet}$ |  |  |  |  | 8 | - |  |  | $\begin{aligned} & \hline \hline E 0.0 \\ & I E 0 \\ & S 0 \\ & D 0 \end{aligned}$ | Parameter definition for parameterized module calls. <br> n: 0-31 |

### 9.20 Local Symbol Names \& Auxiliary Flags for Program Tracking

| Control Instruction |  |  |  | $\left\lvert\, \begin{aligned} & \text { RG } \\ & 0 \mid 1 \end{aligned}\right.$ | Addr Mode <br> $\mathrm{D}\|\mathrm{R}\| \mathrm{R}^{\mathrm{R}}$ |  |  |  |  | $\left.\begin{gathered} \text { Instr. } \\ \text { Length } \\ \text { (Byte) } \end{gathered} \right\rvert\,$ | $\begin{array}{\|c\|} \hline \text { Proc. } \\ \text { Time } \\ (\mu \mathrm{s}) \end{array}$ | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |
| DEF |  | I/I/M/T/C/K <br> I/IOE//EO <br> S/SYM <br> D/DX/DF <br> FC/DM | SYM |  |  |  |  |  |  | - | - | $\overline{\bar{D} \overline{D E F}}$ | 10.0,-Symbol 10,-Name | Definition of symbolic names that are valid only within the module e ("Icacl") in which they have been entere ( (ssential for the creation of library modules). |
|  |  | $\mathrm{n}^{\mathrm{n}} \mathrm{n}=0.63$ |  |  |  |  |  |  |  | 6 | 6.6 | * | 1 | Definition of auxiliary flags for program tracking. Processing of these aux. flags is entered only in the marker buffer, and is interpretable only in the case of an error. *n has no influence on the program. |

### 9.21 System Variable

| Control Instruction |  |  |  | RG <br> O\|I | Addr Mode |  | Influences FLAG |  |  |  |  | Instr. <br> Length <br> (Byte) | Proc. Time ( $\mu \mathrm{s}$ ) | Example |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  | D |  |  |  | 0 | N | Z |  |  |  |  |  |  |
| DEFW | W | K |  |  |  |  |  |  |  |  |  | 4 | - | DEFW | W | 0 | Definition of function for system variable in OM2. (Refer to related chapter.) |

### 9.22 Jump Instructions

Jump operations may be executed unconditionally, and also in dependence of a binary link and/or mathematical operation. With one exception, Jump operations are programmed symbolically (exception: JP [R]). The entry point may not be located within a program branch because this would cause the RES at the branching point to be included in the link. This dispenses with the necessity to observe the enter point because that is calculated by the PG programming unit in any case.

| Control Instruction |  |  |  |  |  | Addr <br> Mode |  | Influences FLAG |  |  |  |  | Instr. Length | Proc. <br> Time |  | Example | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  | $\mathrm{R}\|[\mathrm{R}]\|$ | V | \|CY| | 0 | N | Z | (Byte) | ( $\mu \mathrm{s}$ ) |  |  |  |
| JP |  | SYM <br> [R] |  |  |  | $\bullet$ | - |  |  |  |  |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{gathered} 1 \\ 13.8 \end{gathered}$ | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{JP} \end{aligned}$ | -LABEL1 <br> [A] | unconditional to -LABEL destination by jump distance (words), in register A |
| JPC |  | SYM |  |  | $\bullet$ | $\bullet$ |  | 1 |  |  |  |  | 12 | 1 | JPC | -LABEL2 | conditional, see status bit |
| JPCI |  | SYM |  |  | $\bullet$ | - |  | 0 |  |  |  |  | 12 | 1 | JPCI | -LABEL3 | conditional, see status bit |
| JPCY |  | SYM |  |  |  | $\bullet$ |  |  | 1 |  |  |  | 12 | 1 | JPCY | -LABEL4 | conditional, see status bit |
| JPCN |  | SYM |  |  |  | $\bullet$ |  |  | 0 |  |  |  | 12 | 1 | JPCN | -LABEL5 | conditional, see status bit |
| JPO |  | SYM |  |  |  | $\bullet$ |  |  |  | 1 |  |  | 12 | 1 | JPO | -LABEL6 | conditional, see status bit |
| JPON |  | SYM |  |  |  | $\bullet$ |  |  |  | 0 |  |  | 12 | 1 | JPON | -LABEL7 | conditional, see status bit |
| JPM |  | SYM |  |  |  | $\bullet$ |  |  |  |  | 1 |  | 12 | 1 | JPM | -LABEL8 | conditional, see status bit |
| JPP |  | SYM |  |  |  | $\bullet$ |  |  |  |  | 0 |  | 12 | 1 | JPP | -LABEL9 | conditional, see status bit |
| JPZ |  | SYM |  |  |  | $\bullet$ |  |  |  |  |  | 1 | 12 | 1 | JPZ | -LABEL10 | conditional, see status bit |
| JPN |  | SYM |  |  |  | $\bullet$ |  |  |  |  |  | 0 | 12 | 1 | JPN | -LABEL11 | conditional, see status bit |
| JPAG |  | SYM |  |  |  | $\bullet$ |  |  | r binary | ry flag | g que |  | 12 | 1 | JPAG | -LABEL12 | conditional, see status bits |
| JPMZ |  | SYM |  |  |  | $\bullet$ |  |  | fer to | Sectio | ion 9 |  | 12 | 1 | JPMZ | -LABEL13 | conditional, see status bits |
| JPLG |  | SYM |  |  |  | $\bullet$ |  |  |  |  |  |  | 12 | 1 | JPLG | -LABEL14 | conditional, see status bits |
| JPCZ |  | SYM |  |  |  | $\bullet$ |  |  |  |  |  |  | 12 | 1 | JPCZ | -LABEL15 | conditional, see status bits |

The JP $[R]$ instruction causes an unconditional jump whose destination must always be a jump instruction. This instruction variant was created with the objective to facilitate a simple implementation of jump distributors. The controller monitors the instruction mnemonics of the enter point and will enter STOP mode if the former fails to correspond to a valid jump instruction. Information regarding the origin of the error can subsequently be obtained via the error status of the PG programming unit.

## Example:

PLC program interlude
Fixed program sequence
Jump distance calculation in register $A$ for the following jump sequence:
A may contain odd values (1, 3, 5, ...) only.
The parameter $n$ may not be smaller than the number of jumps to follow.

| JP | $[\mathrm{A}]$ | $;$ 1-word instruction |
| ---: | :--- | :--- |
| JP | Dest1 | $;$ 2-word instruction |
| JP | Dest2 | $;$ 2-word instruction |
| $:$ |  |  |
| $\vdots$ |  | $;$ 2-word instruction |


| Dest1: | ; Partial program 1 |
| :--- | :--- |
| PLC program |  |
| JP $\quad$ End |  |


| Dest2: | ; Partial program 2 |
| :---: | :---: |
| PLC program |  |
| JP End |  |
| : |  |
| : |  |
| : |  |
| : |  |
| : |  |
| Destn: | ;Partial program n |
| PLC program |  |
| JP End |  |
| : |  |
| End |  |
| End |  |
| PLC successor program |  |

### 9.23 Module Calls

Module calls may be executed unconditionally and also in dependence of a binary link and/or a mathematical operation.

The CL200 facilitates a nesting depth of 32 program modules.
Two data modules may be kept enabled at the same time. For this purpose the following module calls are available:

$$
\begin{array}{lll}
\text { CM, CMC } & \text { DMx: } & \text { enables DMx as 1st DM } \\
\text { CX, CXC } & \text { DMy: } & \text { enables DMy as 2nd DM }
\end{array}
$$



### 9.24 End Of Module Instructions

End Of Module instructions may be executed unconditionally, and also in dependence of a binary link and/or mathematical operation.

| Control Instruction |  |  |  | RG <br> O\|l | Addr Mode <br>  |  |  | Instr. Length (Byte) |  | Proc. <br> Time <br> ( $\mu \mathrm{s}$ ) | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |
| EM |  |  |  | - |  |  |  |  | 6 | $\downarrow$ | EM |  | Unconditional |
| EMC |  |  |  | - |  |  |  |  | 6 | $\downarrow$ | EMC |  | Conditional, RES-dependent |
|  |  |  |  |  |  |  |  |  |  | Instruction |  | not executed $4.5$ | executed $18$ |

### 9.25 Interrupt Instructions

| Control Instruction |  |  |  |  | $\left\|\begin{array}{ll} \text { RG } \\ 0 & 1 \end{array}\right\|$ | Addr Mode$\qquad$ |  |  |  |  |  |  | $\begin{array}{\|l} \begin{array}{c} \text { Instr. } \\ \text { Length } \\ \text { (Byte) } \end{array} \\ \hline \end{array}$ | $\begin{array}{\|c} \begin{array}{c} \text { Proc. } \\ \text { Time } \\ (\mu \mathrm{s}) \end{array} \\ \hline \end{array}$ | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA |  | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TIM |  | R |  | , TIPI |  | - |  |  |  |  |  |  | 8 | 6.8 | TIM | A,TI | Transfer interrupt mask. Writes interrupt mask for disabling or enabling interrupts. The masks were first loaded into a register |
| LIM |  | TIIPI |  | , R |  | - | - |  |  |  |  |  | 8 | 6.8 | LIM | PI, B | Load interrupt mask Define interupt mask |
| EAI |  | T/PP\| |  |  |  | - | - |  |  |  |  |  | 6 | 6.8 | EAI | PI | Enable interrupt group (activate) |
| DAI |  | TIIPI |  |  |  | - | - |  |  |  |  |  | 6 | 6.8 | DAI | PI | Disable interrupt group (deactivat) |
| 닌 |  | TIUPI |  | , R |  | - | - |  |  |  |  |  | 8 | 6.8 | 니 | PI,A | Load interrupt register (Read statuses) |
| RI |  | R |  | , TIPI |  | - |  |  |  |  |  |  | 8 | 6.8 | RI | A,TI | Resetting interrupts in accordance with previously loaded mask. |

### 9.26 Program Stop / End

| Control Instruction |  |  |  | $\begin{array}{l\|l\|l\|l\|l\|l\|l\|} \hline \text { RG } \\ 0 \end{array}$ | Addr Mode <br> D\|R|R| |  |  |  |  | $\begin{aligned} & \text { Instr. } \\ & \text { Length } \\ & \text { (Byte) } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { Proc. } \\ \text { Time } \\ (\mu \mathrm{s}) \end{array}$ | Example |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPP | OPA | SRC | DEST |  |  |  |  |  |  |  |  |  |  |  |  |
| HLT |  |  |  |  |  |  |  |  |  |  | 6 | - | HLT |  | HALT instruction. The controller enters STOP mode, the program address is entered in error stack, and outputs are cleared (deleted) |
| EP |  |  |  |  |  |  |  |  |  |  | 6 | - | EP |  | Program End. The I/O state is initialized, and the program cycle start again at the beginning. At least one EP must be present. |

